

**FUJI PROGRAMMABLE CONTROLLER** 

# MICREX-F

# **USER'S MANUAL INSTRUCTIONS**

This User's Manual explains the program instructions, memory and system definitions required to create user programs for the MICREX-F Series PCs. Read this manual carefully to ensure correct MICREX-F Series operation.

See the corresponding User's Manual (Hardware) for details of the MICREX-F Series hardware, including system configuration and I/O specifications, and refer to the User's Manual of the program loader for information about the loader operation during programming.

This manual is an English version based on the Japanese User's Manual No. FH160a.

#### Notes

- This manual may not be reproduced in whole or part in any form without prior written approval by the manufacturer.
- 2. The contents of this manual (including specifications) are subject to change without prior notice.
- 3. If you find any ambiguous or incorrect descriptions in this manual, please write them down (with the manual No. shown on the cover) and contact FUJI.

# **Safety Precautions**

Before mounting, wiring, operation, maintenance and inspection of the device, be sure to read the operating instructions carefully to ensure proper operation. The operating instructions should be furnished to the maintenance supervisors of final users.

 Here, the safety precaution items are classified into "Warning" and "Caution". **MARNING** 

: Incorrect handling of the device may result in death or serious

injury.

**⚠** CAUTION

: Incorrect handling of the device may result in minor injury or

physical damage.

 Even some items indicated by "Caution" may also result in a serious accident.

# / WARNING

- Never touch any part of charged circuits as terminals and exposed metal portion while the power is turned ON. It may result in an electric shock to the operator.
- Turn OFF the power before mounting, dismounting, wiring, maintaining or checking, otherwise, electric shock, erratic operation or troubles might occur.
- Place the emergency stop circuit, interlock circuit or the like for safety outside the PC. A failure of PC might break or cause problems to the machine.
- Do not connect in reverse polarity, charge (except rechargeable ones), disassemble, heat, throw in fire or short-circuit the batteries, otherwise, they might burst or take fire.

# **CAUTION**

- Do not use one found damaged or deformed when unpacked, otherwise, failure or erratic operation might be caused.
- Do not shock the product by dropping or tipping it over, otherwise, it might be damaged or troubled.
- Follow the directions of the operating instructions when mounting the product. If mounting is improper, the product might drop or develop problems or erratic operations.
- Use the rated voltage and current mentioned in the operating instructions and manual. Use beyond the rated values might cause fire, erratic operation or failure.
- Operate (keep) in the environment specified in the operating instructions and manual. High temperature, high humidity, condensation, dust, corrosive gases, oil, organic solvents, excessive vibration or shock might cause electric shock, fire, erratic operation or failure.
- Select a wire size to suit the applied voltage and carrying current, and carry out wiring according to the operating instructions and manual. Poor wiring might cause fire.
- Contaminants, wiring chips, iron powder or other foreign matter must not enter the device when installing it, otherwise, erratic operation or failure might occur.
- · Connect the ground terminal to the ground, otherwise, an erratic operation might occur.
- Periodically make sure the terminal screws and mounting screws are securely tightened.
   Operation at a loosened status might cause fire or erratic operation.
- · Put the furnished connector covers on unused connectors, otherwise, failure or erratic operation might occur.
- Install the furnished terminal cover on the terminal block, otherwise, electric shock or fire might occur.
- Sufficiently make sure of safety before program change, forced output, starting, stopping or anything else during a run.

The wrong operation might break or cause machine problems.

- · Replace the fuse with a designated one, otherwise, fire or failure might occur.
- Engage the loader connector in a correct orientation, otherwise, an erratic operation might occur.
- Do not remodel or disassemble the product, otherwise, a failure might occur.
- · Follow the regulations of industrial wastes when the device is to be discarded.

# **CONTENTS**

		Page
Section 1	1-1	How to Use This Manual1-1
0	1-2	Introduction to The Program Loader,
General		LITE 1-5
Section 2	2-1	Basic Specifications 2-1
	2-2	Memory 2-7
Specifications	2-3	I/O Address 2-51
	2-4	Program Processing 2-66
	2-5	Calendar 2-79
Section 3	3-1	List of Instructions 3-1
	3-2	Rules on Programming 3-11
Instructions	3-3	Sequence instructions 3-15
	3-4	FPL data instructions 3-45
	3-5	Program control instruction 3-146
Section 4	4-1	System definition registration 4-1
System Registration and Expansion Function	4-2	Expansion functions 4-17
Appendix		
Appendix 1 Scan Time	1-1	Calculation MethodA-1
Appendix 1 Count Time	1-2	List of Instruction Processing Speeds A-7
Appendix 2 I/O Response	2-1	For Direct I/O ModulesA-11
	2-2	For FTK I/O CapsulesA-12
	2-3	For T-link Expansion UnitA-14
	2-4	For Basic Unit Processor Unit and
		FTK Capsules A-16

		Page
1-1 How	v to Use This Manual	1-1
1-1-1	Designing programs	1-1
1-1-2	Designing operation mode	1-3
1-2 Intro	oduction to The Program Loader, LITE	1-5


# 1-1 How to Use This Manual

This manual explains the MICREX-F functions to help you design a system and create software for the system. Items

that are related to your objective should be selected and the corresponding sections should be read.

# 1-1-1 Designing programs


1. To program or monitor relay sequences



Programming by using ladder diagrams

Detailed explanations · See Sections 3-2 and 3-3 for the instruction

- words. See Section 2-2 for details on memory.
- 2. To program or monitor computational expressions



Programming by using line diagrams

**Detailed explanations** · See Section 3-4 for the instruction words.

- See Section 2-2 for details on memory.


3. For example, to process a large amount of production line data

File instructions

Detailed explanations

- · See Section 3-4-11 for the instruction words.
- · See Section 2-2-18 for details on memory.

4. To simplify a program by using subroutines



Function modules (FMs)

**Detailed explanations** 

- · See Item 2, in Section 2-4-3 for details on the FMs.
- See Item 3 to 5 in Section 3-5-2 for the instruction words.

5. To reduce the number of program steps used to regularly increment and decrement addresses

Index instructions


**Detailed explanations** 

- · See Item 3 in Section 2-4-3 for the index registers.
- See Section 3-5-4 for the instruction words.


6. To execute I/O processing asynchronously with **Direct accessing** scanning for I/O devices that require high-speed **Detailed explanations** responses · See Section 2-2-19 for details on the direct 00000 access memory area. Program · See Section 4-2-1 for the usage of direct Input processing accessing. · See Section 4-1 for the system definition. Output processing 7. To execute a specific program in a fixed cycle-time regardless of scan time changes **Fixed-cycle interrupt function Detailed explanations** · See Section 2-4-2 for details on the fixed-Specific program cycle interrupts. See Section 2-5-3 for the instruction 1st scan 2nd scan words. Ordinary program • Time 8. To execute high-accuracy positioning by using a high-speed counter To execute special processing by using external emergency signals **External interrupt function Detailed explanations** · See Section 2-4-2 for details on the external interrupts. 9. To connect a general-purpose personal computer to execute data transmission with the personal **Detailed explanations** computer. · See Section 2-2-12 for details on memory. · See Section 4-1 for the system definition.

# 1-1-2 Designing operation mode


1. To connect multiple processors and perform interprocessor data transfer




2. To disconnect only the faulty unit and continue operation with the normal units in case of fault in the I/O units during PC operation



3. To phase in and verify the control range due to the large number of system I/O points



4. I/O units are distributed. The system operation should start only after all the I/O units are powered on. All the I/O units should be registered in advance so that the system operation can start on condition that power-on of all of I/O units is recognized.



 $\Box$ 

### P-link function

**Detailed explanations** 

- See the User's Manual (Communication) for the P-link.
- · See Section 2-2-20 for memory.
- See Section 4-1 for the system definition.



### Fail-soft operation function

**Detailed explanations** 

- See the User's Manual (Communication) for the fail-soft operation.
- · See Section 4-1 for the system definition.



### **T-link registration function**

Detailed explanations

- See the User's Manual (Communication) for the T-link function.
- See Section 4-1 for the system definition.




### **T-link registration function**

**Detailed explanations** 

- See the User's Manual (Communication) for the T-link function.
- See Section 4-1 for the system definition.


To retain the indicator circuit and cooling unit status when a system failure stops the processor operation





- See the User's Manual (Communication) for the description of the hold registration.
- See Section 4-1 for the system definition.

Continue the system operation with an auxiliary (stand-by) processor in case of trouble in the main processor itself



 $\Box$ 

# **Duplex (Backup) function**


**Detailed explanations** 

- See the User's Manual (Communication) for the description of the duplex processor mode (backup).
- See Section 4-1 for the system definition.

# 1-2 Introduction to The Program Loader, LITE

The MICREX-F Series includes a multifunction program loader, LITE. This program loader enables the user to write, modify, and read user programs. It also enables

the user to have an interface with printers, data recorders, and other devices to store and edit user programs. Major functions of the LITE are explained below.



### 1 PROM writer interface

The LITE has a dedicated PROM writer as standard equipment. The PROM writer can be used to write and read programs in units of PROM chip or cassette.

## 2 3.5-inch floppy disk drive

The LITE has two 3.5-inch disk drives (one on each side) as standard equipment. The floppy disk drives have a function to automatically switch for 2DD or 2HD floppy disk. Floppy disk drives have dustproof covers to ensure the use of the LITE in a factory.

### ③ Protection key

This key disables the LITE to write programs in processors.

### 4 JIS keyboard interface

## 5 External CRT (RGB) interface

The screen display on the LITE can be enlarged on an external CRT.

#### 6 T-link interface

This interface is used to connect the LITE to an MICREX-F Series processor.

### Printer (with Centronics interface)

Various types of printers can be connected.

## 8 RS232C/422 interface

A serial printer can be connected.

# 9 Data recorder interface

An audio CMT can be connected to store and read programs on audio cassette tape and read them.

2-1	Basic	Specifications2-1	2-2-15	Counter areas	2-43
	1.	F30, F50, F50H Series processors 2-1	2-2-16	SC (step control) areas	2-44
	1. 2.	F60 Series processors 2-2	2-2-17	Data memory areas	2-45
			2-2-18	User file areas	2-46
		F55 Series processors	2-2-19	Direct access areas	2-47
		F80, F120H Series processors 2-4	2-2-20	P-link (PE-link) memory areas	
		F70, F70S Series processors 2-5		(option)	2-48
	6.	F120S, F140S, F150S Series	2-2-21	Analog word area	2-49
		processors	2-2-22	User display area	2-50
2-2	Mem	ory 2-7			
			2-3 I/O /	Address	2-51
		Memory maps	2-3-1	Relay No. (Bit Designation)	
		F30 Series memory map2-7		and Word No	2-51
	2.	F50 Series memory map	2-3-2	Address assignment for	
		F50H Series memory map2-9		the F30 Series processors	2-52
	4. 5.	F60 Series memory map 2-10 F55 Series memory map 2-11	2-3-3	Address assignment for	
	5. 6.	F80H Series memory map 2-12		the F50/F50H Series processors	2-53
	7.	F120H Series memory map 2-13	2-3-4	Address assignment for the F60	
	7. 8.	F70 Series memory map 2-13		Series processors	2-55
		F70S Series memory map 2-15	2-3-5	Address assignment for the F80H	١,
		F120S, F140S, F150S Series		F120H, F55, F70, F70S, F120S, F1	40S,
	10.	memory map 2-16		F150S Series processors	2-56
2	2-2-2	Initial memory data 2-17			
_	1.	Bit data memory 2-17	2-4 Prog	gram Processing	2-66
	2.	Word data memory 2-17	2-4-1	Operation flowchart	2-66
2	2-2-3	Data module number 2-18	1.	F30, F50 and F50H Series	2-66
	2-2-4	Address representation 2-19	2.	F60 Series	2-67
_	1.	Bit data memory 2-19	3.	F55, F70, F80H, F120H, F70S, F12	0S,
	2.	Word data memory 2-20		F140S, F150S series	2-68
2		Index designation of memory 2-21	2-4-2	Program types	2-69
		Parameter designations of	1.	Cyclic program	2-69
		memory2-21	2.	Fixed-cycle interrupt program	2-70
2	2-2-7	I/O relay areas 2-22	3.	External interrupt programs	<b>2</b> -71
2	2-2-8	Auxiliary relay areas2-23	2-4-3	Program and processing	2-72
	2-2-9	Keep relay areas 2-24	1. 1	nterrupt program	2-72
		Differential relay areas 2-25	2.	Function modules (FM)	2-73
		Special relay areas 2-26	3.	Index registers	2-74
		Annunciator relay area 2-35	4.	Loop control	2-74
		Timer areas (0.01-second timer) 2-41	5.	Program block processing	2-75
		Timer areas (0.1-second timer) 2-42		•	
	1-7		2-5 Cale	endar	2-79

# 2-1 Basic Specifications

# 1. F30, F50, F50H Series processors

Iten	n	Specification			Remarks
		FPB20 FPB30	FPB40 FPB56	FPB40H FPB56H	
Cor	ntrol system	Stored program, cyclic so	anning		
1/0	connection system	Direct I/O, remote I/O (T-I	ink, mini T-link)		*1
1/0	control system	Synchronous refreshing			
CPI	CPU Sequence-dedicated processor, 8-bit processor				
Ме	mory Program section	EEPROM (standard)			
	Data section	IC-RAM (standard)	IC-RAM (standard)		
Ava	ailable memory		EPROM	EEPROM, EPROM	For user program backup *2
Pro	gramming language	Ladder diagram language	e (FPL common to MICRE	X-F Series)	F-series Programming Language
Inst		14 types			
ctic	Data instruction	39 types			
Inst	truction word length	Sequence instruction (co Data instruction (transfer			
Ins	truction execution time	Sequence instruction (contact): 1.4µs/instruction, Data instruction (transfer): 600µs/instruction	Sequence instruction (contact): 1.0µs/instruction, Data instruction (transfer): 750µs/instruction	Sequence instruction (contact): 0.8µs/instruction, Data instruction (transfer): 600µs/instruction	
Nun	neric operation data format	Signed BCD 8 digits			
Prog	gram memory capacity	2,386 steps		7,848 steps	
ts	Basic unit + expansion unit	Max. 36 points Max. 46 points	Max. 160 points Max. 176 points	Max. 208 points Max. 224 points	
points	Basic unit + expansion unit + T-link system	Max. 1,600 points			
of 1/0	Built-in high-speed counter	1 point (2kHz)	_	1 point (2kHz)	24V DC input processors only
No.	Built-in pulse input	1 point (min. pulse width 250µs or more)	_	1 point (min. pulse width 250μs or more)	
	I/O relay (B)	1,600 points	····	_	
	Auxiliary relay (M)	512 points *3	512 points	512 points *3	
Σ	Keep relay (K)	512 points *4			
Relay and word memory	Differential relay (D)	512 points			
Ĕ	Special relay (F)	480 points			<b>.</b>
ord	Annunciator relay (A)	320 points			
<u>×</u>	Timer (0.01sec.) (T)	128 points			BCD 8 digits
anc	Counter (C)	32 points			BCD 8 digits
аy	Data memory (BD)	128 words			1 word = 32 bits
Re	File memory (W30~)	64 words (1 word = 32 bi	ts), 128 words (1 word = 1	16 bits)	Specify in the file definition instruction.
	Step control relay (S)	10,000 steps (100 steps x	100 sets)		
T-li	ink	1 link			T-link adapter required.
	mory (IC-RAM) backup thod	Backup by super capacitor 55°C: 72 hours, 25°C: 2 weeks	Backup by primary lithiu 55°C: 500 days, 25°C: 5 v		F30 Series does not require user program memory backup due to standard equipment of EEPROM.
Se	f-diagnosing function	Operation time monitoring voltage detection, programmit fault detection	ng (watchdog timer; max. am syntax check, system o	2.56s.), low battery configuration monitoring,	

#### Notes:

copy area of the high-speed counter.
\*5. Replace with a new battery (FTB020A) when the battery alarm lamp is lit or the period of validity expires.

<sup>\*1:</sup> Connection to a T-link device requires the T-link adapter (FTM050A). Connection to a mini T-link device requires the T-link adapter and T-link converter (FRC100A-G2).

adapter and 1-IIIIK converter (FRC100A-G2).

\*2: Use EPROM type FMC032A (equivalent to 27C256A).
Use EEPROM type FMC041A (HN58C65F-25: Hitachi).
When EEPROM is used, the program capacity is 2.3K steps.

\*3: M031F is used as the pulse input detection relay, thus, the auxiliary relay has 511 I/O points.

<sup>\*4:</sup> For F30 Series, K029F is used for the BER (backup error) lamp. When C0031 is programmed as an increment/decrement counter in the F30/F50H Series, K0300 to K031F are used as the current value

# 2. F60 Series processors

Iter	m	Specification	Remarks
Control system		Stored program, cyclic scanning	
I/O connection system		Remote I/O (mini T-link). Connection to a T-link device requires the T-link converter.	
<del></del>		Synchronous refreshing	
I/O control system CPU		Sequence-dedicated processor, 16-bit processor	
	mory Program section	IC-RAM/EPROM/EEPROM	
IVIC	Data section	IC-RAM	
Δν:	ailable memory	EPROM, EEPROM	*1
	ogramming language	Ladder diagram language (FPL common to MICREX-F Series)	F-series Programming Language
Ins	tru- Sequence instruction	19 types	Basic instructions
ctic	Data instruction	48 types	
Ins	truction word length	Sequence instruction (contact): 1 step/instruction Data instruction (transfer): 3 steps/instruction	
Ins	truction execution time	Sequence instruction (contact): 0.8µs/instruction Data instruction (transfer): 112µs/instruction	
Nur	meric operation data format	Signed BCD 8 digits	
Pro	gram memory capacity	EEPROM: 2,386 steps, 5,117 steps, 10,578 steps (order specified) IC-RAM: 10,578 steps (standard) EPROM: 10,578 steps (option)	
ts	Basic unit + expansion unit (mini T-link system)	Max. 560 points: 1 x (basic unit 56 points) + 9 x (expansion unit 56 points)	
of I/O points	Basic unit + expansion unit (mini T-link system) + T-link system	Max. 1,600 points	
No. of	Built-in high-speed counter	1 point (24V input: 2kHz, 121V input: 0.5kHz)	Supported by 12-24V DO input processors only.
Z	Built-in pulse input	1 point (min. pulse width: 250μs at 24V input, 1ms at 12V input)	
	I/O relay (B)	1,600 points	
	Auxiliary relay (M)	2,048 points *2	
>	Keep relay (K)	1,024 points *3	
ű	Differential relay (D)	512 points	
ner	Special relay (F)	480 points	
ē	Annunciator relay (A)	320 points	
word memory	Timer (T) 0.01s	256 points	BCD 8 digits
ģ	0.1s	256 points	BCD 8 digits
Relay and	Counter (C)	128 points	BCD 8 digits
ela	Data memory (BD)	256 words	1 word = 32 bits
Œ	File memory (W30~)	512 words (1 word = 32 bits), 1,024 words (1 word = 16 bits)	Specify in the file definition instruction.
	Step control relay (S)	10,000 steps (100 steps x 100 sets)	
Mi	ni T-link	1 link, no. of connectable stations: 9 units (including the T-link converter if used)	Standard
Mini T-link + T-link		1 link, no. of connectable stations: 32 units (including the T-link converter)	
	emory (IC-RAM) backup ethod	Backup by super capacitor 55°C: 7 days, 25°C: 30 days	
Se	lf-diagnosing function	Operation time monitoring (watchdog timer; max. 2.56s), low capacitor voltage detection, program check, system configuration monitoring, unit fault detection	

Notes:

\*1. Use EPROM type FMC032A (equivalent to 27C256A).

Use EEPROM type FMC041A (x 1) for 2.3K steps, FMC041A (x 2) for 5.1K steps, and FMC043A (x 1) for 10.5K steps.

\*2. M127F is used as the pulse input detection relay, thus, the auxiliary relay has 2,048 I/O points.

<sup>\*3.</sup> K61F is used for the BER (backup error) lamp.
When C127 is programmed as an increment/decrement counter,
K0620 to K063F are used as the current value copy area of the
high-speed counter.

### 3. F55 Series processors

Ite	n		Specification	Remarks
Co	ntrol sys	stem	Stored program, cyclic scanning, fixed-cycle interrupt, external interrupt	
I/O connection system		tion system	Direct I/O, remote I/O (T-link, mini T-link)	
	control		Synchronous refreshing, direct I/O *6	
CP	U		Sequence-dedicated processor, 16-bit processor	
Me	mory	Program section	IC-RAM	
		Data section	IC-RAM	
Av	ailable r	nemory	EPROM, EEPROM *1	
Pro	gramm	ing language	Ladder diagram language (FPL common to MICREX-F Series)	F-series Programming Language
		quence instruction	22 types	Basic instructions
cti	Da Da	ta instruction	76 types	
Ins	truction	word length	Sequence instruction (contact): 1 step/instruction Data instruction (transfer): 3 steps/instruction	
Ins	truction	execution time	Sequence instruction (contact): 0.5µs/instruction Data instruction (transfer): 118µs/instruction	
Nui	neric ope	ration data format	Signed BCD 8 digits	
Pro	gram mer	nory capacity	10,578 steps	
No	. of I/O p	points	Max. 1,600 points	
	I/O rela	y (B)	1,600 points + 4,800 points *2	
	Direct I	/O (W24)	256 words	1 word = 16 bits
	Auxilia	ry relay (M)	4,096 points	
٥٠	Keep re	elay (K)	1,024 points	
and word memory	Differe	ntial relay (D)	1,024 points	
Ě	Specia	relay (F)	1,120 points	
ō	Annun	ciator relay (A)	320 points	
₹	Timer (	(T) 0.01s	256 points	BCD 8 digits
au		0.1s	256 points (current value area W9.0~)	BCD 8 digits
Relay	Counte	er (C)	256 points	BCD 8 digits
æ	Data m	emory (BD)	256 words (expandable up to 4,095 words using the file memory area)	1 word = 32 bits
	File me	emory (W30~)	3,840 words	Specify in the file definition instruction.
	Step co	ontrol relay (S)	10,000 steps (100 steps x 100 sets)	
T-I	ink		1 link (optional T-link master card required)	
	mory (I	C-RAM) backup	Backup by user program memory and primary lithium battery (5 year life) 25°C: 5 years *3	
Se	lf-diagn	osing function	Operation time monitoring (watchdog timer; max. 2.56s), low battery voltage detection, program syntax check, system configuration monitoring, unit fault detection, maintenance display function *4	
Us	er display	function (W124)	Displays symbols and numbers according to the user program. *4	
Ca	lendar fi	unction (W125)	Year, month, day, hour, minute, second (available up to year 2088)	Precision: 1s/day at 25°C

- \*1. Use EPROM card type NV1V-MP10 (10.5K steps) and EEPROM card type NV1V-ME10 (10.5K steps). The EEPROM card can be used for version 1001 or subsequent.
  \*2. 4,800 points from B1000 to B399F can be used only as an auxiliary
- \*3. Replace with a new battery (FBT030A<NL8V-BT>) when the battery alarm lamp is lit or the period of validity expires.
- \*4. For the maintenance display function and user display function, see the F55 Series User's Manual (Hardware) FEH150.
- \*5. The maintenance display function, user display function, and calendar function are supported only by version 1001 or subsequent.
- \*6. When the direct I/O (direct access) mode is used, the expansion unit also enters the direct access mode. However, the interrupt card (NV1F-YP1) and high-speed counter card (NV1F-HC1) cannot be mounted on the expansion unit.

# 4. F80, F120H Series processors

Ite	m		Specification	and the second s	Remarks
			FPU080H	FPU120H	1
Co	ntrol syster		Stored program, cyclic scanning, fixed	d-cycle interrupt, external interrupt	
_	connection		Direct I/O, remote I/O (T-link, mini T-link		
_	I/O control system Synchronous refreshing, direct I/O (only on processor base)				
CP			Sequence-dedicated processor, 16-bit		
		ogram section	IC-RAM		
1410	·	ata section	IC-RAM		
Δ.,	ailable mer		EPROM *1		
	gramming		Ladder diagram language (FPL comm	on to MICREX-F Series)	F-series Programming Language
Ins	tru- Sequer	ce instruction	22 types		Basic instructions
ctic	n —	nstruction	76 types	84 types	
Ins	truction wo	rd length	Sequence instruction (contact): 1 step Data instruction (transfer): 3 steps/ins		
Ins	truction ex	ecution time	Sequence instruction (contact): 0.8µs/instruction Data instruction (transfer): 189µs/instruction	Sequence instruction (contact): 0.8µs/instruction Data instruction (transfer): 121µs/instruction	
Nur	neric operatio	n data format	Signed BCD 8 digits		
Pro	gram memory	capacity	10,578 steps		
No	. of I/O poi	nts	Max. 1,600 points	Max. 6,400 points	
	I/O relay	(B)	1,600 points + 4,800 points *2	6,400 points (1,600 points x 4)	
	Direct I/O	(W24~)	160 words	128 words	1 word = 16 bits
	Auxiliary (	elay (M)	4,069 points		
2	Keep relay	(K)	1,024 points		
ŝ	Differentia	I relay (D)	1,024 points		
Ë	Special re	ay (F)	1,088 points	1,760 points	
ρ	Annunciat	or relay (A)	352 points		
š	Timer (T)	0.01s	256 points		BCD 8 digits
pue		0.1s	256 points (current value area W9.0~)	BCD 8 digits	
Relay and word memory	Counter	(C)	256 points		BCD 8 digits
Reli	Data mem	ory (BD)	256 words (expandable up to 4,095 w	ords using the file memory area)	1 word = 32 bits
	File memo	ory (W30~)	3,840 words	5,888 words	Specify in the file definition instruction.
	Step conti	ol relay (S)	10,000 steps (100 steps x 100 sets)	<u> </u>	
	Index regi	ster		i, m j, k, l, m	
T-link			1 link (standard)	1 link (standard) + 2 links (option)	No. of connectable stations: 32 units (1 link
Op	tion card	T-link		Max. 2 channels	١,
		P-link	_	Max. 2 channels	Total 2 channels
		SUMINET	<u> </u>	Max. 1 channel	
	mory (IC-R thod	AM) backup	Backup by user program memory and 25°C: 5 years *3		
Se	f-diagnosii	ng function	Operation time monitoring (watchdog timer; max. 2.56s), low battery voltage detection, program check, system configuration monitoring, unit fault detection		
Fur	nction modu	е		0	
D	plex proces	sor system	_	0	

#### Notes

<sup>\*1.</sup> F80H: ROM socket (FMC034S) and EPROM (FMC032A: equivalent to 27C256A) are required. F120H: ROM socket (FMC334A) and EPROM (FMC036A: equivalent to 27C100A x 2) are required.

<sup>\*2. 4,800</sup> points from B1000 to B399F can be used only as an auxiliary relay.

<sup>\*3.</sup> Replace with a new battery (FBT030A<NL8V-BT>) when the battery alarm lamp is lit or the period of validity expires.

# 5. F70, F70S Series processors

Ite	m		Specification		<b>4</b>	Remarks
_			F70 (NC1P-E0)	F70S (NC1P-S0)	F70S (NC1P-S2)	
Control system		stem		anning, fixed-cycle interrup	t, external interrupt	
1/0	connec	tion system	Direct I/O, remote I/O (T-li	nk, mini T-link)		
1/0	control	system	Synchronous refreshing,	direct I/O (only on processo	r base)	
СP	U			32-bit-dedicated processo	r	
Me	emory	Program section	IC-RAM			
		Data section	IC-RAM			
A٧	ailable r	memory	EPROM *1			
Pro	gramm	ing language	Ladder diagram language	(FPL common to MICREX-	F Series)	F-series Programming Language
		quence instruction	22 types			Basic instructions
ctio	on Da	ta instruction	76 types	99 types		
Ins	truction	word length	Sequence instruction (cor data instruction (transfer)			
Ins	truction	execution time	Sequence instruction (contact): 0.5µs/instruction Data instruction (transfer): 118µs/instruction			
Nur	meric ope	ration data format	Signed BCD 8 digits			
Program memory capacity		nory capacity	10,578 steps	16,041 steps		
No. of I/O points		points	Max. 1,600 points	Max. 2,240 points *2	Max. 5,312 points *3	
	I/O rela	ay (B)	1,600 points + 4,800 points*4	6,400 points + 1,792 point		
	Direct	I/O (W24)	160 words	160 words	128 words	1 word = 16 bits
	Auxilia	ry relay (M)	4,096 points	8,192 points		
>	Keep r	elay (K)	1,024 points			
тетогу	Differe	ntial relay (D)	1,024 points			
Ë	Specia	l relay (F)	1,088 points	2,016 points		
ō	Annun	ciator relay (A)	352 points	736 points		
≶	Timer	(T) 0.01s	256 points	512 points		
Relay and word		0.1s	256 points	488 points		
₹	Counte	er (C)	256 points	512 points		
Ę	Data m	nemory (BD)	256 words *7			
_	File me	emory (W30~)	3,840 words	5,888 words		
	Step co	ontrol relay (S)	10,000 steps (100 steps x	100 sets)		
	Index	egister	_	i, j, k, l, m		
T-1	ink		1 link (standard)		1 link (standard) + 2 links (optional)	No. of connectable stations: 32 units (1 link
	emory (I	C-RAM) backup	Backup by primary lithium 25°C: 5 years *6	n battery (5 year life)		
Se	lf-diagn	osing function		(watchdog timer; max. 2.56s system configuration monito		
Fur	nction m	odule		0		
Ca	lendar f	unction (W125)	Year, month, day, hour, m	ninute, second (available up	to year 2088)	Precision: 1s/day at 25°C

<sup>\*1.</sup> Memory card NC1VMP-16 is required.
\*2. 1 T-link {1,600 points} + processor-mounted base (64 points x 10)

<sup>\*3. 3</sup> T-links (1,600 points x 3) + processor-mounted base (64 points x 8)

<sup>\*4. 4,800</sup> points from B1000 to B399F can be used only as an auxiliary relay.

<sup>\*5. 1,792</sup> points from B4000 to B511F can be used only as an auxiliary relay.
\*6. Replace with a new battery (FBT030A<NL8V-BT>) when the battery

alarm lamp is lit or the period of validity expires.

<sup>\*7.</sup> The file memory area can be used to expand data memory up to 4,095 words for the F70 Series and up to 4,096 words for the F70S

### 6. F120S, F140S, F150S Series processors

Iter	n		Specification			Remarks
			F120S	F140S	F150S	
Cor	ntrol syste	m	Stored program, cyclic	scanning, fixed-cycle inte	rrupt, external interrupt	
_	connectio		Direct I/O, remote I/O (			
1/0	control sy	stem	Synchronous refreshin	g, direct I/O (only on proce	essor base)	
_	CPU		32-bit-dedicated proces	ssor		
	Memory Program section		IC-RAM			
		ata section	IC-RAM			
Ava	ailable me	mory	EPROM *1			
Pro	gramming	language	Ladder diagram langua	age (FPL common to MICR	EX-F Series)	F-series Programming Language
Ins	tru- Seque	nce instruction	22 types			Basic instructions
ctic	On Data	instruction	99 types			
Ins	truction w	ord length	Sequence instruction ( data instruction (transf	contact): 1 step/instruction er): 3 steps/instruction	,	
Ins	truction ex	ecution time	Sequence instruction ( Data instruction (trans	contact): 0.125µs/instruction fer): 0.25µs/instruction	on	
Nur	neric operati	on data format	Signed BCD 8 digits			
Pro	gram mem	ory capacity	16,041 steps	32,425 steps	65,193 steps	
No	. of I/O poi	nts	Max. 6,400 points			
	I/O relay	(B)	6,400 points + 1,792 pc	oints *2		
	Direct I/O	(W24~)	128 words			1 word = 16 bits
	Auxiliary		8,129 points	41. 1. 4 ·		
٥٠	Keep rela	<u> </u>	1,024 points			
Relay and word memory	Differenti	<u> </u>	1,024 points			
E	Special re		2,016 points			
ő	Annuncia		736 points			
Ş	Timer (T)		512 points			
a		0.1s	488 points			
<u>şa</u>	Counter	(C)	512 points			
æ	Data men			e up to 4,096 words using		
	File mem	<del></del>	5,888 words	102,144 words	331,520 words	
	<del>'</del>	trol relay (S)	10,000 steps (100 steps	s x 100 sets)		
_	Index reg	ister	i, j, k, l, m			<u> </u>
T-I			1 link (standard) + 2 lir	· · · · · · · · · · · · · · · · · · ·		No. of connectable stations: 32 units (1 link)
Op	tion card	T-link	Max. 2 channels	Max. 2 channels	Max. 2 channels *3	No. of mountable option cards
		P-link	Max. 2 channels	Max. 2 channels	Max. 2 channels *4	F120S: Max. 2
		SUMINET	Max. 1 channel	Max. 1 channel	Max. 1 channel	F140S: Max. 2 F150S: Max. 2
		PE-link	Max. 2 channels	Max. 2 channels	Max. 2 channels *4	F152S: Max. 4
		ME-NET	Max. 1 channel	Max. 1 channel	Max. 1 channel *5	F154S: Max. 6
	emory (IC-lethod	RAM) backup		ium battery (5 year life)		
		Backup time	5 years at 25°C		4 years at 25°C	*6
Se	lf-diagnos	ing function		ing (watchdog timer; max. ck, system configuration mo	2.56s), low battery voltage onitoring, unit fault detection	
Fur	nction mode	ule	0			
Ca	lendar fund	ction (W125~)	Year, month, day, hou	r, minute, second (availab	le up to year 2088)	Precision: 1s/day at 25°C

<sup>\*1.</sup> ROM socket (FMC334A) and EPROM (FMC036A: equivalent to

<sup>27</sup>C100A x 2) are required.
\*2. 1,792 points from B4000 to B511F can be used only as an auxiliary

relay.
\*3. One standard link and up to 3 option links for FPU152S and FPU154S.


<sup>\*4.</sup> Total No. of P-link + PE-link: Up to 2 channels
\*5. Max. 2 channels for F152S and F154S
\*6. Replace with a new battery (FBT030A<NL8V-BT>) when the battery alarm lamp is lit or the period of validity expires.

# 2-2 Memory

### 2-2-1 Memory maps

1. F30 Series memory map

# F30 memory map



K29F: Memory backup error relay


(§) K0300 to K031F: Copy area for the built-in high-speed counter current value in CR31.

<sup>\*1</sup> The I/O relay without I/O assigned can be used as an auxiliary relay. (However, the empty input area of each unit is not available.)

<sup>\*2</sup> Word data memory (TS, TR, CS, CR) not used in the program can be used as a signed BCD 8-digit data memory area.

### 2. F50 Series memory map

# F50 memory map




<sup>\*1</sup> The I/O relay without I/O assigned can be used as an auxiliary relay. (However, the empty input area of each unit is not available.)

<sup>\*2</sup> Word data memory (TS, TR, CS, CR) not used in the program can be used as a signed BCD 8-digit data memory area.

#### 3. F50H Series memory map

# F50H memory map



current value in CR31.


<sup>\*1</sup> The I/O relay without I/O assigned can be used as an auxiliary relay.

<sup>(</sup>However, the empty input area of each unit is not available.) Word data memory (TS, TR, CS, CR) not used in the program can be used as a signed BCD 8-digit data memory area.

<sup>\*3</sup> The high-speed counter function and pulse input function can be used only with the 12-24V DC input specification. For the F50H Series with the 100/200V AC input specification, C0031 cannot be programmed as a normal increment/decrement counter.

### 4. F60 Series memory map

# F60 memory map




<sup>\*1</sup> The I/O relay without I/O assigned can be used as an auxiliary relay. (However, the empty input area of each unit is not available.)

<sup>\*2</sup> Word data memory (TS, TR, CS, CR) not used in the program can be used as a signed BCD 8-digit data memory area.

<sup>\*3</sup> The high-speed counter function and pulse input function can be used only with the 12-24V DC input specification. For the F60 Series with the 100/200V AC input specification, C127 cannot be programmed as a normal increment/decrement counter.

#### 5. F55 Series memory map

# F55 memory map



<sup>\*1</sup> The I/O relay without I/O assigned can be used as an auxiliary relay. (However, the empty input area of each unit is not available.)

<sup>\*2</sup> Word data memory (TS, TR, CS, CR) not used in the program can be used as a signed BCD 8-digit data memory area.


<sup>\*3</sup> The F55 Series has the option configuration flag and option error flag, resulting in a total of 1120 points from WF000 to WF069.

<sup>\*4</sup> The F55 Series does not support the sampling trace and status latch functions, resulting in a total of 320 points from WA000 to WA019.

<sup>\*5</sup> The calendar function can be used only when the T-link master interface card (NV1L-TL1) is mounted on the basic unit.

#### 6. F80H Series memory map

# F80H memory map



<sup>\*1</sup> The I/O relay without I/O assigned can be used as an auxiliary relay. (However, the empty input area of each unit is not available.)

<sup>\*2</sup> Word data memory (TS, TR, CS, CR) not used in the program can be used as a signed BCD 8-digit data memory area.

### 7. F120H Series memory map

#### F120H memory map P-link memory \*3 P-link memory \*3 User program station 0 (1st P-link) station 1 (2nd P-link) Word data memory Bit data memory memory Signed BCD Signed BCD Signed BCD 4 digits Signed BCD 8 digits User Address Word address 4 digits 4 digits (binary 32 bits) program (binary 16 bits) (binary (binary memory 16 bits) 16 bits) W120,0000 WL0000 WB000 TS000 Data module No. Data module No. Block Block 20 120 Timer set value System I/O relay 10 No.1 No.1 256 words definition 6400 points Identifier "TS" WB399 "B" TS255 WL0511 W120.051 WM000 TR000 W121.0000 W21.0000 **Block Block** 121 Auxiliary relay 21 Timer current value 11 No.2 No.2 4096 points 256 words "TR" WM255 TR255 "M" W121.1151 User W21.1151 program 16041 steps CS000 WK000 W22.000 W122.0000 Counter set value 12 256 words CS255 Keep relay 2 1024 points CR000 Counter current value Block Block 256 words "CR" 13 122 22 No.3 No.3 "K" CR255 WK063 W9.000 WF000 Special relay When using a 0.1s timer. Special 10..., 1760 points "F" 3 this area is used to indicate the timer current value. 9 WF109 W9.255 **WA000** BD0000 W22.3071 W122.3071 Annunciator relay 1uncialo. 352 points "A WA021 W123.0000 W23.0000 Data memory 14 Differential relay 256 words ferenua. 1024 points "D 5 **Block** BD0255 "BD" 23 123 No.4 No.4 Timer output (0.01s) "W30~" 256 points Binary 16 bits 30 File No. Timer output (0.1s) Data memory and files: er outpo. ... 256 points "T' Total of 6144 words when one word is specified as W23.307 W123.307 32 bits. 109 Counter output 256 points "C" 7 W24.000 Direct I/O \* 24 128 words \* Up to 1600 I/O points can be connected. Remaining **Unsigned BCD** W24.127 "W24" area can be used as auxiliary memory. 2 digits W26.000 Differential WS000 relay preced-26 ing value Step control relay 8 "W26" (S00.00 to S99.99) W26.063

WS099


<sup>\*1</sup> The I/O relay without I/O assigned can be used as an auxiliary relay. (However, the empty input area of each unit is not available.)

<sup>\*2</sup> Word data memory (TS, TR, CS, CR) not used in the program can be used as a signed BCD 8-digit data memory area.

<sup>\*3</sup> P-link memory is mounted on the P-link card. It is not available when the P-link card is not mounted.

### 8. F70 Series memory map

# F70 memory map




<sup>\*1</sup> The I/O relay without I/O assigned can be used as an auxiliary relay. (However, the empty input area of each unit is not available.)

<sup>\*2</sup> Word data memory (TS, TR, CS, CR) not used in the program can be used as a signed BCD 8-digit data memory area.

#### 9. F70S Series memory map

# F70S memory map




<sup>\*1</sup> The I/O relay without I/O assigned can be used as an auxiliary relay. The area from B4000 to B511F can be used only as an auxiliary relay.

<sup>\*2</sup> Word data memory (TS, TR, CS, CR) not used in the program can be used as a signed BCD 8-digit data memory area.

<sup>\*3</sup> P-link memory is mounted on the P-link card. It is not available when the P-link card is not mounted.

### 10. F120S, F140S, F150S Series memory map

# F120S, F140S, F150S memory map



<sup>\*1</sup> The I/O relay without I/O assigned can be used as an auxiliary relay. The area from B4000 to B511F can be used only as an auxiliary relay.

<sup>\*2</sup> Word data memory (TS, TR, CS, CR) not used in the program can be used as a signed BCD 8-digit data memory area.

<sup>\*3</sup> P-/PE-link memory is mounted on the P-/PE-link card. It is not available when the P-/PE-link card is not mounted.

# 2-2-2 Initial memory data

This section explains the initial data (values set when a user program is started at POWER-ON or by key switch

or program loader operation) of memory used by the user program instructions.

### 1. Bit data memory

Identifier	Name		Initial data	Remarks
В	I/O relay		Latest data	
M	Auxiliary I	elay	OFF	
K	Keep relay	/	Preceding state retention	
D	Differentia	l relay	OFF	
F	Special re	lay	Latest data	
A Annunciator relay		or relay	OFF	
			Preceding state retention	When a program is started by program loader operation
L	Link relay	(P-link)	Latest data	
S	Step conti	rol relay	Preceding state retention	
Т	Timer	0.01s	OFF	
			Preceding state retention	Integrating timer only
		0.1s	OFF	Current value is stored in W9.
С	Counter		Preceding state retention	

### 2. Word data memory

Identifier	Name	Initial data	Remarks
BD	Data memory	Preceding state retention	
W30~	File memory	Preceding state retention	
WL (W120)	P-/PE-link memory	Latest data	
W21 (W121)	7		
W22 (W122)	1		
W23 (W123)			
W24	Direct access area	Latest data	
W25	Analog work area	Preceding state retention	
W26	Differential relay preceding value	Preceding state retention	
W125	Calendar	Latest data	
TS	Timer set value (0.01s)	Preceding state retention	
cs	Counter set value	Preceding state retention	
TR	Timer current value (0.01s)	OFF	When used as a timer instruction
		Preceding state retention	When used as data memory and integrating timer
CR	Counter current value	Preceding state retention	
W9	0.1s timer current value	OFF	When used as timer
		Preceding state retention	When used as data memory

Contents of initial data expressions:

#### Latest data

This value depends on the memory state at the beginning of the first scan operation.

(Example)

I/O relay: ON/OFF state of the input signal is the latest data.

#### **OFF**

This indicates that the memory area is initialized and set to OFF when the processor power supply is turned

ON. At the beginning of the first scan operation, the user program is started with all corresponding memory areas set OFF.

### Preceding state retention


This indicates that the state is retained before the processor stopped. At the beginning of the first scan operation, the user program starts with the same ON/OFF state as set before it stopped.

### 2-2-3 Data module number

For the memory areas of MICREX-F PC, the file numbers (called data module numbers) listed in the following table are assigned to each area. A datamodule No. is used for deletion of all data in a module, for indirect addressing by using selector (SEL) or

deselector (DSEL) instructions, or for communication with a personal computer.

Word addresses of a data-module correspond to data addresses of each area (indicated by an identifier) as shown in the following example.



# Data module types

Data memory		Data module
Component	Identifier	No. (file No.)
I/O relay	B, WB	0
Auxiliary relay	M, WM	1
Keep relay	K, WK	2
Special relay	F, WF	3
Annunciator relay	A, WA	4
Differential relay	D	5
Step control relay	S, WS	8
Current value of 0.1s timer	W9.	9
Timer set value	TS	10
Timer current value	TR	11
Counter set value	cs	12

Data memory	Data module		
Component	Identifier	No. (file No.)	
Counter current value	CR	13	
Data memory	BD	14	
Direct access area	W24.	24	
Differential relay preceding value	W26.	26	
User file	Wxx.	30 to 109	
P-link block No. 1	L, WL (W120.)	20 (120)	
P-link błock No. 2	W21. (W121.)	21 (121)	
P-link block No. 3	W22. (W122.)	22 (122)	
P-link block No. 4	W23. (W123.)	23 (123)	
User indication	W124.	124 *	
Calendar	W125.	125	
Analog work area	W25.	25	


<sup>\*:</sup> F55 series only

### 2-2-4 Address representation

The relays and word memory to be used by user programs must be assigned addresses. An address is represented by an identifier, word address and bit address.

The identifier is the first letter of the corresponding memory name. For example, the identifier of the keep relay is K.


### 1. Bit data memory



#### Key points

- 1. The relay number representation varies depending on the identifier.
- 2. When an address is entered in the loader, the leading "0" can be omitted.

### 2. Word data memory



### Key points

- Each word address is represented by a decimal number.
- 2. To represent a word data memory address of W9, W21 or more, the identifier and word address must be delimited by a period (.).
- When an address is entered in the loader, the leading "0" can be omitted.

## 2-2-5 Index designation of memory

In F120H, F70S, F120S, F140S and F150S series, the memory can be designated index to reduce the number

of the program steps and increase efficiency. The relay numbers and area designations are as follows.

# 1. Bit designation

Name and		Relay No.	Area des	ignati	ons			Remarks		
identifier			B,M,K, D,F,A,L	S	T,C	i,j,k	ℓ ,m	Р	Q	
i register	i	i0000 to i511F	0	_	_	0		0	T-	Data cannot be monitored.
j register	j	j0000 to j511F	10000 to 1511F	(Values can be monitored only at the end of scanning using the LITE)						
k register k	k	k0000 to k511F		_	_	0	–	0	<b> </b>	• " \ell " and "m" can be used only for
ℓ register	$\ell$	ℓ 0000 to ℓ 0999	T -	_	0		0	0	_	contact.
m register	m	m0000 to m0999	_	_	0	_	0	0		

### 2. Word designation

Name and identifier	Relay No.	Area designations	Remarks
i register Wi	Wi0000 to Wi4095	WB, WM, WK, WF, WA, WS, W9, CS, CR, TS, TR,	Data cannot be monitored.
j register Wj	Wj0000 to Wj4095	BD, W30 to W109, WL, W21, W22 to W26, W120 to W123, W125, WP, Wi, Wi, Wk,	(Values can be monitored only at the end of scanning using the LITE.)
k register Wk	Wk0000 to Wk4095		end of scanning using the Life.

# 2-2-6 Parameter designations of memory (only for a function module FM)

In F120H, F70S, F120S, F140S and F150S series, function modules (subroutines) can be used to reduce the number of program steps and increase efficiency.

The parameter relay numbers and area designations are as follows.

## 1. Bit designation

Name and identifier		Relay No.	Area des	ignati	ons		Remarks				
			B,M,K, D,F,A,L	S	T,C	i,j,k	ℓ ,m	Р	۵		
Parameter F	P	P0000 to P0031	0	-	0	0	0	0	0	Memory cannot be used other than parameter designation.	
Work area C	מ	Q0000 to Q001F							Data cannot be monitored. (Data can be monitored during step-by-step execution by the LITE		

### 2. Word designation


Name and identifier		Relay No.	Area designations	Remarks
Parameter	WP	WP0000 to WP0031	WB, WM, WK, WF, WA, WS, BD, TS, TR, CS, CR, W9, WL, W21 to W23, W26, W30 to W109, W120 to W123, W125, WP, WQ, Wi, Wj, Wk	Memory cannot be used other than parameter designation. Data cannot be monitored.
Work area	WQ	WQ0000 to WQ0031	_	(Data can be monitored during step-by-step execution by the LITE)

# 2-2-7 I/O relay areas (identifier: B or WB, data module No.: 0)

I/O relay areas are used for communication between the PC and external devices. These memory areas are used for inputting commands or data to the PC from pushbuttons, changeover switches, sensors and digital switches or for outputting results of program control to relays, solenoids and indicators.

### Key points

- The user can arbitrarily specify each memory as an input relay or output relay regardless of identifier.
- Addresses are automatically determined according to the mounting order of I/O modules.
   The addresses of decentralized capsules connected to a T-link are set by using station number setting switches.
- 3. The number of NO and NC contacts is not restricted.
- The I/O relay areas can be handled in units of bits (with one bit corresponding to a coil or contact) or in units of words (with one word consisting of 16 bits).
- An area not assigned to an I/O unit can be used as an internal auxiliary relay area.
- 6. Memory range of each MICREX-F series
- F30, F50, F50H, F60 series
   B0000 to B099F
- F55, F70, F80H, F120H series
   B0000 to B399F
   (In F55, F70 and F80H series, B1000 to B399F can be used as an auxiliary relay only.)
- F70S, F120S, F140S, F150S series B0000 to B511F (B4000 to B511F can be used as an auxiliary relay.)




## 2-2-8 Auxiliary relay areas (identifier: M or WM, data module NO.: 1)

Auxiliary relay areas are used as internal relays of a PC and cannot be used for external output.

### Key points

- When the power supply is turned OFF or the processor stops running, the contents of auxiliary relay areas are cleared.
- The number of NO and NC contacts used in a program is not restricted.
- Auxiliary relay areas can be handled in units of bits or words.
- 4. Memory range of each MICREX-F series
- F30, F50, F50H series
   F60 series
   M0000 to M031F
   M0000 to M127F
- F55, F70, F80H, F120H series M0000 to M255F
- F70S, F120S, F140S, F150S series M0000 to M511F



Note:

Notes:

- 1 In F30 and F50H series, M31F is a pulse input detection relay of input terminal B0001.
- \*2 In F60 series, M127F is a pulse input detection relay of input terminal B0001.

When the ME-NET is used, the following area is used as link relays. The contents of the ME-NET link relays are retained even after the power supply is turned off (Previous value retention)

WM256 to 383: ME-NET No. 2 WM384 to 511: ME-NET No. 1


# 2-2-9 Keep relay areas (identifier: K or WK, data module No.: 2)

Keep relay areas are used as internal relays of a PC and cannot be used for external output. The contents of

these memory areas are retained even after the power supply is turned OFF. (nonvolatile)

#### Key points

- The contents of keep relay areas are retained (not cleared) even after the power supply is turned OFF or the processor stops running.
- 2. The number of NO and NC contacts of each relay in a program is not restricted.
- 3. Keep relay areas can be handled in units of bits or words.
- 4. Memory range of each MICREX-F series
  - F30, F50, F50H series ...... K0000 to K031F
  - F60, F55, F70, F80H, F120H, F70S, F120S, F140S, F150S series ...... K0000 to K063F



Notes) \*1 In F30, F60 series, K029F (F30) or K061F (F60) is used as a relay for the BER (Backup error) lamp. If a power failure time exceeds the backup time, K029F (F30) or K061F (F60) is ON. By resetting this relay, the lamp BER opes off.

<sup>\*2</sup> In F30, F50H or F60 DC input versions, when a counter C031 (C127 for F60) is used as an up-and down counter in a program, WK031 and 032 (WK062 and 063 for F60) are used as current value copy areas of built-in highspeed counter.


# 2-2-10 Differential relay areas (identifier: D, data module No.: 5)

Differential relays are used to detect the rising and falling edges of an input signal and are set ON during only one scan operation from the beginning of

program execution steps. Each relay is used as a differential relay for rising edge (-(+)-(-)) or a differential relay for falling edge (-(+)-(-)).

#### Key points


- The differential relay for rising edge is set ON at the rising edge of an input signal when the preceding value, which is stored at the corresponding address in the differential relay preceding value area (W26), is set OFF.
- The differential relay for falling edge is set ON at the falling edge of an input signal when the preceding value, which is stored at the corresponding address in the differential relay preceding value area (W26), is set ON.
- The number of NO and NC contacts of each relay in a program is not restricted.
- 4. Memory range of each MICREX-F series
- F30, F50, F50H, F60 series ...... D0000 to D031F
- F55, F70, F80H, F120H, F70S, F120S, F140S, F150S series ...... D0000 to D063F



### 2-2-11 Special relay areas (identifier: F or WF, data module NO.: 3)

Special relay areas are used for specific purposes, such as indicating the PC operation status and error status.

Special relay areas are read-only areas. (They cannot be used as coils, but only as contacts in a program).



The operation of each relay is as follows.

#### 1. Operation status area (WF0000)

Relay No.	Name	Description	F30, F50 F50H	F60, F55 F70	F80H F120H	F70S, F120S F140S, F150S
F0000	Run	This relay is set ON during user program execution. When this relay is ON, the RUN lamp and RUN contact are ON.	0	0	0	0
F0001	Stop	This relay is set ON while the user program is stopped. When this relay is ON, the RUN lamp and RUN contact are OFF.	0	0	0	0
F0002	Fatal fault	When one of fault factor relays F0010 to F001F is ON, this relay is set ON. When this relay is ON, the ALM1 lamp and ALARM contact are ON.	0	<b>•11</b>	0	0
F0003	Nonfatal fault	When one of nonfatal fault relays F0021 to F002F is ON, this relay is set ON (except for battery abnormalities). When this relay is ON, the ALM2 lamp and ALARM contact are ON.	0	O*11	0	0
F0004	Local nonfatal fault	When one of nonfatal fault factor relays F0022 to F0026, F0028 to F002C, F002E, and F002F is ON, this relay is set ON.	_	_	_	0
F0005	Other nonfatal fault	When one of nonfatal fault factor relays F0021, F0027, and F002D is ON, this relay is set ON.		_	_	0
F0007	Duplex master station number	If the duplex T-link master station number is 0, this relay is set OFF. If the duplex T-link master station number is 1, this relay is set ON.			○ *2)	0
F0008	Duplex system master	This relay is set ON when the processor is operating as a master processor in duplex system.	_		○ *2)	0
F0009	Duplex system slave	This relay is set ON when the processor is operating as a slave processor in duplex system.	_	_	O *2)	0
F000A	Duplex mode	This relay is set ON when the duplex mode is set.		_	○ *2)	0
F000D	RUN/TEST	When this relay is ON, it indicates the RUN mode. When OFF, it indicates the TEST mode. (The indicated mode corresponds to the front-panel switch state).		_	0	0
F000E	STOP switch	In the STOP mode, this relay is set ON.		_	0	0
F000F	Mode selection lock	The relay is set ON when the RUN or STOP mode is set by the mode selection switch. While this relay is ON, the program loader cannot be used for control.			0	O,

ALARM contacts are not provided for F55 and F70 series.
Supported by F120H series only.

O: Available —: Not available

#### 2. Fatal fault factor area (WF0001)

Relay No.	Name	Description	F30, F50 F50H	F55, F60, F70, F80H	F120H, F70S, F120S, F140S, F150S
F0010	Memory error	This relay is set ON when a sum check error occurs. (It is reset by program creation, clearance or transfer.)	0	0	0
F0012	Auxiliary power supply error	This relay is set ON when an overload or short-circuit is detected in the auxiliary power supply (24V) of the processor module or basic unit.		0	0
F0013	Power supply fault	This relay is set ON when a processor power supply fault is detected. When power is supplied again, this relay is set OFF at transfer to the RAS copy area.		0	0
F0014	T-link fault	When the fail-soft operation is not specified and a T-link configuration fault occurs (F0026 is ON), this relay is set ON. This relay is set ON when a T-link LSI error occurs.	0	. 0	0
F0015	Option fault	This relay is set ON when a fault is detected in an option card or its setting.		 (): F55)	0
F0016*	System stack error	This relay is set ON when a function module (subroutine) is called that exceeds the stack area.	_	_	0
F0017	PUSH/POP error	This relay is set ON when PUSH/POP stack overflow or underflow occurs. This relay is set ON when the PUSH operation count does not match the POP operation count.		_	0
F0018	User program error	This relay is set ON when the user program is incorrect. (It is reset when the user program error is corrected.)	0	0	0
F0019	WDT error	This relay is set ON when the user program execution time exceeds the watchdog timer time specified in the system definition.	0	0	0
F001A	Bus error	This relay is set ON when the fail-soft operation is not specified and a direct I/O error occurs (F0029 is ON).	0	0	0
F001B	Duplex system setting error	This relay is set ON when a processor station number is double-assigned in a duplex system.	_	_	0
F001C	I/O area double- assignment	This relay is set ON when an I/O area address is double-assigned.	0	0	0
F001D	Too many capsules on T-link	This relay is set ON when the number of I/O capsules (stations) connected to the T-link exceeds 32.	_	0	0
F001E	Too many I/O points	This relay is set ON when the number of words used exceeds the words of the I/O area.	_	0	0
F001F	Plant fault	This relay is set ON when one of relays A0000 to A000F is set ON.	0	0	0

Note\*: This stack is a memory area used to temporarily save the return address from a function module (subroutine) or the address at which flag contents are to be stored.

O: Available —: Not available

#### Key points

- If one of relays F0010 to F001F is set to ON, processor stops running, ALM1 lamp (ALM lamp for F30, F50, F50H) turns ON and the ALARM contact makes. F55 and F70 series have no ALARM contacts.
- 2. When one of the flags of fatal fault factors is set ON, the user program is not executed. Therefore, relays F0010 to F001F cannot be used by the user program.
- Errors other than memory and user program errors can be recovered only by supplying power again. (They cannot be recovered by the start operation by the loader.)
- 4. The details of user program abnormality can easily be diagnosed by using the program loader LITE, D20 or program loader software.

#### 3. Nonfatal fault factor area (WF002)

Relay No.	Name	Description	F30, F50 F50H	F60	F55, F70 F80H	F120H	F70S, F120S F140S, F150S
F0020	Battery error/ Backup error	This relay is set ON when the battery is not connected or its voltage is too low.	0	_	0	0	0
F0021	Duplex T-link disconnection	This relay is set ON when the backup processor is not connected in the duplex mode.	_		_	0	0
F0022	Option fault	This relay is set ON when an option card is faulty or an error is found in the system definition.			 (): F55)	0	0
F0025	P-link (transmission) error	This relay set ON when a P-link transmission error occurs.			_	0	0
F0026	T-link configuration fault	This relay is set ON when a registered T-link station is not connected. This relay is set ON when a normally connected T-link station is disconnected. (It is set ON when one of flags in T-link faulty station area is ON.)	0	0	0	0	0
F0027	P-link configuration fault	This relay is set ON when a registered P-link station is not connected or is abnormal.	_	_	_	0	0
F0029	Direct I/O configuration fault	This relay is set ON when a registered I/O designation is faulty. This relay is set ON when an I/O unit that was operating normally is disconnected from the connector.	_		0	0	0
F002B	Block designation fault	This relay is set ON when a block that does not exist is started in program block selection.	_	_			0
F002E	Program slow-down	This relay is set ON when the waiting number of a fixed-cycle program (PROG50) exceeds 32. (The setting of this relay is changed during scanning.)	_		0	0	0
F002F	Plant fault	This relay is set ON when one of annunciator relays A0010 to A003F is set ON.	0	0	0	0	0

Note: All flags other than F002B or F002E are set ON or OFF after one scan operation is completed.

: Available

-: Not available

#### 4. Group failure diagnosis area (WF0003)

This area is not used in F30, F50, F50H, F60, F55, F70, F80H, F120H, F70S, F120S, F140S or F150S series.

#### 5. Operation result area (WF0004)

Relay No.	Name	Description	F30 F50, F50H	F60	F55, F70, F80H, F120, F70S, F120S, F140S, F150S
F0041	Level 1 interrupt mask	This relay is set ON when the level 1 programs (PROG60 to PROG67) are masked by an interrupt disable instruction. It is set OFF when an interrupt enable instruction is executed.			0
F0042	Level 2 interrupt mask	This relay is set ON when the level 2 program (PROG50) is masked by an interrupt disable instruction. It is set OFF when an interrupt enable instruction is executed.	_	_	0
F0046	File full	This relay is set ON when a file becomes full after an FFST instruction is executed. This relay is set OFF after an FIFO, FILO or FLCL instruction is executed.		0	0
F0047	File empty	This relay is set OFF after an FFST instruction executed. This relay is set ON when a file becomes empty after an FIFO or FILO instruction is executed. This relay is set ON after an FLCL instruction is executed.		0	0
F004E	Sign flag	This relay is set ON when the execution result of an arithmetic, logical operation or conversion instruction is negative. (It is set ON when the most significant bit of the stored data is 1.)	0	0	0
F004F	Zero flag	This relay is set ON when the execution result of an arithmetic, logical operation or conversion instruction is 0.	0	0	0
	*		0:	Availab	le —: Not available

)-	Available	-: Not available
/·	Available	—. INUL AVAIIADIC

#### Key points

1. The contents of operation result flags F0046 to F004F are saved when an interrupt (PROG50 or PROG60 to PROG67) is generated and are restored when the interrupt is completed.

#### 6. System clock area (WF0005)

Relay No.	Name	Description	F30, F50, F50H	F60, F55, F70, F80H, F120H	F70S, F120S, F140S, F150S
F0050	First scan	This relay is set ON only during execution of the first scan operation of the user program. (It is not set ON after test execution, conditional stop execution or step execution.)	0	0	0
F0053	0.1s clock	This relay is set ON for one scan operation in 0.1s intervals.	0	0	0
F0054	1s clock	This relay is set ON for one scan operation in 1s intervals.	0	0	0
F0056	1st PE-link	This relay is set ON when the 1st P-link is the PE-link.			0
F0057	2nd PE-link	This relay is set ON when the 2nd P-link is the PE-link.	_	_	0
F005D	Undefined expansion module No.	This relay is set ON when both input/output expansion is "specified" and an expansion module number is zero.			0
F005E	ROM operation	This relay is set ON when the ROM operation is executed.	_	(): F55/70)	0
F005F	Batteryless operation	This relay is set ON when a dummy connector for batteryless operation is mounted and the batteryless operation is executed.	_	— (C: F55/70)	0

Note: All WF0005 flags are set ON or OFF before the execution of one scan operation is started.


$\bigcirc$	Available	· No+	available
( ):	Available	: INOT	avauable

#### Key points

#### Notes on using the 0.1s clock (F0053) and 1s clock (F0054)

 The following condition must be satisfied to use these clocks.

Note that because the rising edge of a clock signal is synchronized with scanning, the clock timing may be delayed by one scan operation period.





F0053 is set ON after a delay of up to one scan operation.

The minimum delay time is 0s. (F0053 is set ON at the same time as the clock in the PC.)

2. When the clocks are used under the following condition, note that an error (as shown in the figure below) may occur.


Two ON signals of a clock may continue. If clocks are used as the count input signals for a counter, an error occurs because the two continuous clocks are counted as one pulse.





F0053 remains ON because the clock (300ms) in the PC is read before F0053 is set OFF.

When these clocks are used under the following condition, note that clock signals are continuously turned ON.



#### 7. P-link configuration area (WF0006, WF0008) (This area is not available for F30, F50, F50H, F60, F55, F70 and F80H series.)

Relay No.	Name	Description	F70S (with P-link)	F120S, F140S, F150S (with P-link)
F0060 to F006F F0080 to F008F	1st P-link configuration (Station No. 0) to 1st P-link configuration (Station No. 15) 2nd P-link configuration (Station No. 0) to 2nd P-link configuration (Station No. 15)	These relays are set ON when data transmission via the P-link is normal and the P-link stations operate normally. (The configuration relay for a stopped P-link station is set OFF.)	0	0

#### 8. P-link fault area (WF0007, WF0009) (This area is not available for F30, F50, F50H, F60, F55, F70 and F80H series.)

Relay No.	Name	Description	F70S (with P-link)	F120S, F140S, F150S (with P-link)
F0070 to F007F F0090 to F009F	1st P-link fault (Station No. 0) to 1st P-link fault (Station No. 15) 2nd P-link fault (Station No. 0) to 2nd P-link fault (Station No. 15)	These relays are set ON when data transmission via the P-link is abnormal. (The relay for a stopped P-link station is not set ON.)	0	0

# T-link configuration area/T-link 0 (WF0010 to WF0019), T-link (WF0030 to WF0039), T-link 2 (WF0070 to 2F0079), and T-link 3 (WF0090 to WF0099)

Relay No.	Name	Description	F30, F50, F50H, F60	F55, F70, F80H	F120H, F70S, F120S, F140S, F150S
F0100 to F0199	T-link 0 configuration (Station No. 0) to T-link 0 configuration (Station No. 99)	These relays are set ON when data transmission via the T-link is normal and T-link stations operate normally.	0	0	0
F0300 to F0399	T-link 1 configuration (Station No. 0) to T-link 1 configuration (Station No. 99)	(F□□□A to F□□□F are not used) □□□: 010 to 019, 030 to 039, 070 to 079, 090 to 099	_		0
F0700 to F0799	T-link 2 configuration (Station No. 0) to T-link 2 configuration (Station No. 99)		_		0
F0900 to F0999	T-link 3 configuration (Station No. 0) to T-link 3 configuration (Station No. 99)	•	_		0

○: Available —: Not available

# 10. T-link fault area/T-link 0 (WF0020 to WF0029), T-link 1 (WF0040 to WF0049), T-link 2 (WF0080 to WF0089), and T-link 3 (WF0100 to WF0199)

Relay No.	Name	Description	F30, F50, F50H, F60	F55, F70, F80H	F120H, F70S, F120S, F140S, F150S
F0200 to F0299	T-link 0 fault (Station No. 0) to T-link 0 fault (Station No. 99)	These relays are set ON when data transmission via the T-link is abnormal or a T-link station operates abnormally (faulty).	0	0	0
F0400 to F0499	T-link 1 fault (Station No. 0) to T-link 1 fault (Station No. 99)	(F□□A to F□□□F are not used) □□□: 020 to 029, 040 to 049, 080 to 089, 100 to 109	_		0
F0800 to F0899	T-link 3 fault (Station No. 0) to T-link 3 fault (Station No. 99)		_	_	0
F1000 to F1099	T-link 4 fault (Station No. 0) to T-link 4 fault (Station No. 99)			_	0

O: Available —: Not available

#### 11. Direct I/O configuration area (WF0050) (This area is not available for F30, F50, F50H and F60.)

Relay No.	Name	Description
F0500	CPU rack configuration	This relay is ON when direct I/Os operate normally. (This relay is used only when direct I/Os operate in the direct access mode.)

#### 12. Direct I/O fault status area (WF0060)

Relay No.	Name	Description
F0600	CPU rack error	Indicates the number of the slot of an abnormal I/O. (This relay is used only when direct I/Os operate in the direct access mode.)

#### 13. Option configuration flag area (WF0068) (This area is not available for F30, F50, F50H, F60, F70, F80.)

Relay No.	Name	Description	F55	F120H, F70S, F120S,F140S, F150S	F152	F154
F0680	Slot 0 configuration	This relay indicates that the optional module in slot 0 is operating normally.	0	0	0	0
F0681	Slot 1 configuration	This relay indicates that the optional module in slot 1 is operating normally.	_	0	0	0
F0682	Slot 2 configuration	This relay indicates that the optional module in slot 2 is operating normally.	_	_	0	0
F0683	Slot 3 configuration	This relay indicates that the optional module in slot 3 is operating normally.	_	_	0	0
F0684	Slot 4 configuration	This relay indicates that the optional module in slot 4 is operating normally.	_	_		0
F0685	Slot 5 configuration	This relay indicates that the optional module in slot 5 is operating normally.	_	_		0

○: Available —: Not available

#### 14. Option fault flag area (WF0069) (This area is not available for F30, F50, F50H, F60, F70, F80H.)

Relay No.	Name	Description	F55	F120H, F70S, F120S,F140S, F150S	į:	F154S
F0690	Slot 0 error	This relay indicates that the optional module in slot 0 is abnormal.	0	0	0	0
F0691	Slot 1 error	This relay indicates that the optional module in slot 1 is abnormal.	_	0	0	0
F0692	Slot 2 error	This relay indicates that the optional module in slot 2 is abnormal.		_	0	0
F0693	Slot 3 error	This relay indicates that the optional module in slot 3 is abnormal.	_	_	0	0
F0694	Slot 4 error	This relay indicates that the optional module in slot 4 is abnormal.	_	_		0
F0695	Slot 5 error	This relay indicates that the optional module in slot 5 is abnormal.	_	_		0

O: Available —: Not available

#### 15. PE-link configuration area (WF0110 to 0113, WF0118 to 0121)

(This area is not available for F30, F50, F50H, F60, F55, F70, F80H, F120H, F70S.)

Relay No.	Name	Description
F1100 to F113F	PE-link 1 configuration (Station No. 0) to PE-link 1 configuration (Station No. 3F)	These relays are set ON when data transmission via the PE-link is normal and the PE-link stations operate normally.  (The configuration relay for a stopped PE-link station is set OFF.)
F1180 to F121F	PE-link 2 configuration (Station No. 0) to PE-link 2 configuration (Station No. 3F)	

#### 16. PE-link fault area (WF0114 to 0117, WF0122 to 0125)

(This area is not available for F30, F50, F50H, F60, F55, F70, F80H, F120H, F70S.)

Relay No.	Name	Description
F1140 to F117F	PE-link 1 fault (Station No. 0) to PE-link 1 fault (Station No. 3F)	These relays are set ON when data transmission via the PE-link is abnormal.  (The relay for a stopped PE-link station is not set ON.)
F1220 to F125F	PE-link 2 fault (Station No. 0) to PE-link 2 fault (Station No. 3F)	

#### 2-2-12 Annunciator relay area (identifier: A or WA, data module No.: 4)

Annunciator relays are used in the user program for the following purposes.

These relays can be used as contacts or coils.

- 1. To stop the system when the machine or equipment malfunctions (A0000 to A000F)
- 2. To output an alarm while continuing system operation when the machine or equipment malfunctions (A0010 to A003F)
- 3. To take action according to the operation results (A0040, A0041)
- 4. To execute message communication (A0050 to A0199)
- 5. To execute a pause or stop operation (A004E, A004F)
- To debug a user program (A0200 to A0202, A0208 to A0211, A0218)
- 7. To take an action according the operation status of other stations in ME-NET (A0220 to A045F)

Notes: • The function of item 5 is only supported by F55, F70, F80H, F120H, F70S, F120S, F140S, F150 series only.

- The function of item 6 is only supported by F70, F80H, F120H, F70S, F120S, F140S, F150S series only.
- The function of item 7 is only supported by F120S, F140S, F150S.


#### Key points

- The contents of these relays are cleared when the power is turned OFF. (They are not cleared by stop and start operations by the loader.)
- If one of relays A0000 to A000F is set ON, special relay F001F is set ON. Then, relay F0002 is set ON and the processor is stopped. (Fatal fault)
- If one of relays A0010 to A003F is set ON, special relay F002F is set ON. Then, relay F0003 is set ON and the ALARM2 (nonfatal fault) indicator of the processor lights up.
- 4. The numbers of NO contacts and NC contacts to be used for each relay in the program are not limited.
- 5. Memory range of each MICREX-F series
- F30, F50, F50H, F60, F55 series

A0000 to A019F

- F70, F80H, F120H series
- A0000 to A021F
- F70S, F120S, F140S, F150S series A0000 to A045F

#### Annunciator relay area functions



Up to here F30, F50, F50H, F60, F55 series

Up to here F70, F80H, F120H series

Up to here F70S, F120S, F140S, F150S series

Note: F70 series has a memory up to WA045, but cannot conform to ME-NET.

**Table 1. Processor status at plant fault occurrence** (F30, F50, F50H series)

Fault	Fatal fault (One of A0000 to A000F is ON.)	Nonfatal fault (One of A0010 to A003F is ON.)
Operation (RUN)	Stopped	Continued
Special relay (F)	F001F is ON.	F002F is ON.
External output *) RUN relay Fault relay	OFF ON	ON ON
Indicator RUN ALM	OFF ON	ON ON

<sup>\*)</sup> F30 series does not have an external output relay.

**Table 2. Processor status at plant fault occurrence** (F60, F55, F70, F80H, F120H, F70S, F120S, F140S, F150S series)

Fault Processor	Fatal fault (One of A0000 to A000F is ON.)	Nonfatal fault (One of A0010 to A003F is ON.)
Operation (RUN)	Stopped	Continued
Special relay (F)	F001F is ON.	F002F is ON.
External output RUN relay Fault relay	OFF ON	ON ON
Indicator RUN ALARM1 ALARM2	OFF ON OFF	ON OFF ON

<sup>\*1</sup> F55, F70, F70S do not have this relay.

Classification	Relay No.	Name	Description	F30, F50, F50H, F60	F55, F70, F80H, F120H F70S, F120S, F140S, F150S
Plant fault *)	A0000 to A000F	Plant fault (fatal)	When one of these relays is set ON, the current operation is stopped. (See Table 1 or 2 for the processor status.)	0	0
	A0010 to A003F	Plant fault (nonfatal)	When one of these relays is set ON, a fault signal is output. However, the current operation is continued. (See Table 1 or 2 for the processor status.)	0	0
Operation alarm	A0040	Overflow	This relay is set ON when an arithmetic operation result exceeds the storage memory area.  (A result is stored as the maximum or minimum memory value.)  Once an overflow occurs, the relay is not turned OFF until it is set OFF by POWER-OFF or a user program.	0	0
	A0041	Operation execution error	This relay is set ON when an operation is not executed normally. (The operation result is not stored in memory, but the previous data is retained.) Once an operation execution error occurs, this relay is not turned OFF until it is set OFF by POWER-OFF or a user program.	0	0
Program control	A004E	Pause	At the end of the scan operation during which this relay is set ON, the program is stopped but internal memory data is retained.  Program execution is continued by the start operation from the loader.		0
	A004F	Stop	At the end of the scan operation during which this relay is set ON, the program is stopped and internal memory is initialized. Program execution is restarted from the first scan operation by the start operation from the loader.		0

<sup>\*)</sup> Each relay for plant fault can be used by the user program if necessary.

Classification	Relay No.	Name	Description	F30, F50, F50H, F60	F55	F70, F80H, F120H, F70S F120S, F140S, F150S
Message communication	A0050 to A0065 A0066 to A0099	Transmission request	When one of these relays is set ON, the corresponding message-communication module starts sending messages.	- -	0	0
	A0100 to A0115 A0116 to A0149	Transmission/ reception completion notification	One of these relays is set ON when transmission or reception by the corresponding message-communication module is completed normally. The relay is turned OFF by a user program.	0	0	0
	A0150 to A0165 A0166 to A0199	Communication error notification	One of these relays is set ON when an error occurs in the data transmitted by the corresponding message-communication module. The relay is turned OFF by a user program.	O —	0	0
Flags for debugging	A0200	Sampling trace enabled	Enables sampling trace.	_	_	0
	A0201	Sampling trace execution	Executes sampling trace.	_		0
	A0202	Coil trace	This relay is used when the trace method of sampling is coil trace. When this flag is ON while the sampling trace is being executed, data sampling is made.			0
	A0208	Status latch enabled	Enables status latch.	_		0
	A0209	Status latch execution	Executes status latch.	-		0
	A0210	Sampling trace under progress	Indicates that data sampling is under progress.	_	_	0
	A0211	Sampling trace completed	Indicates that data sampling is completed.			0
	A0218	Status latch completed	Indicates that the storing the status latch data into memory is completed.	_		0

○: Available —: Not available

# • First ME-NET status area (WA0022 to WA0033) (This area is only supported by F120S, F140S, F150S series.)

Classification	Relay No.	Name	Description	Object	process	or
	,			F120S	F140S	F150S
Communication monitor flag	A0220 to A022F A0230	ME-NET station 15 to ME-NET station 0 ME-NET station 31	When a station is connected to a link for data transfer, the communication monitor flag bit corresponding to the station is set ON. The bits corresponding to stations not connected to a link are set OFF.			
	to A023F	to ME-NET station 16	Set Off.	0	0	0
	A0240 to A024F	ME-NET station 47 to ME-NET station 32				
	A0250 to A025F	ME-NET station 63 to ME-NET station 48				
Operating status flag 1	A0260 to A026F	ME-NET station 15 to ME-NET station 0	When a station connected to a link for data transfer is operating, the bit of the operating status flag 1 corresponding to the station is set ON. The bits corresponding to stopped stations are set OFF.			
	A0270 to A027F	ME-NET station 31 to ME-NET station 16		0	0	0
	A0280 to A028F	ME-NET station 47 to ME-NET station 32				
	A0290 to A029F	ME-NET station 63 to ME-NET station 48				
Operating status flag 2	A0300 to A030F	ME-NET station 15 to ME-NET station 0	When a station connected to a link for data transfer is operating normally, the bit of the operating status flag 2 corresponding to the station is set ON. The			
	A0310 to A031F	ME-NET station 31 to ME-NET station 16	bits corresponding to abnormal stations are set OFF.	0	0	0
	A0320 to A032F	ME-NET station 47 to ME-NET station 32				
	A0330 to A033F	ME-NET station 63 to ME-NET station 48				

O: Available

### • Second ME-NET status area (WA0034 to WA0045) (This area is only supported by F152S and F154S of F150S series.)

Classification	Relay No.	Name	Description	Object	process	sor
				F120S	F140S	F150S
Communication monitor flag	A0340 to A034F A0350 to A035F A0360 to A036F A0370 to A037F	ME-NET station 15 to ME-NET station 0  ME-NET station 31 to ME-NET station 16  ME-NET station 47 to ME-NET station 32  ME-NET station 63 to ME-NET station 48	When a station is connected to a link for data transfer, the communication monitor flag bit corresponding to the station is set ON. The bits corresponding to stations not connected to a link are set OFF.	_		0
Operating status flag 1	A0380 to A038F A0390 to A039F A0400 to A040F A0410 to A041F	ME-NET station 15 to ME-NET station 0  ME-NET station 31 to ME-NET station 16  ME-NET station 47 to ME-NET station 32  ME-NET station 63 to ME-NET station 48	When a station connected to a link for data transfer is operating, the bit of the operating status flag 1 corresponding to the station is set ON. The bits corresponding to stopped stations are set OFF.	_	_	0
Operating status flag 2	A0420 to A042F A0430 to A043F A0440 to A044F A0450 to A045F	ME-NET station 15 to ME-NET station 0  ME-NET station 31 to ME-NET station 16  ME-NET station 47 to ME-NET station 32  ME-NET station 63 to ME-NET station 48	When a station connected to a link for data transfer is operating normally, the bit of the operating status flag 2 corresponding to the station is set ON. The bits corresponding to abnormal stations are set OFF.	_	_	0

○: Available —: Not available

#### 1. Example of using pause annunciator relay (A004E)


A pause annunciator relay temporarily stops program execution while retaining the output status. If the output status is to be cleared, a stop relay (A004F) must be used.


The pause annunciator relay function is used as follows.

- (1) Insert a pause annunciator relay in an optional circuit as required during debugging. (Multiple pause annunciator relays can be used.)
- (2) Start the processor in the normal program execution mode.

#### Example


The sequence circuit and its operation are shown below.





#### Circuit monitoring by program loader LITE

The processor stops temporarily when a timer T0 time-up occurs.





#### **CAUTION:**

When the pause annunciator relay is set ON, the processor always pauses after completing execution for the current scan. It does not pause at the circuit where the pause annunciator relay is inserted.

- (3) Set a test condition for debugging. When the condition is satisfied, the pause annunciator relay is set ON and the processor pauses (stops temporarily).
- (4) Monitor the program or data by using the program loader. Program modification (including the removal of the pause annunciator relay) is possible.
- (5) The program can be restarted by program loader operation START ENT and ENT).

The operation of this sequence circuit is debugged. For example, this circuit operation is temporarily stopped when a timer T0 time-up occurs after output B40 has been set ON for two seconds.





#### **Restart operation**

Program execution can be restarted while retaining the output status.

(Program loader LITE)

START ENT ENT

Program execution restarts at the beginning of the program.
 Program can be restarted by the program loader when the processor is in terminal (TERM) mode.

#### 2-2-13 Timer areas (0.01-second timer)

identifier: T,

identifier: TS, data module No.: 10, identifier: TR, data module No.: 11

A 0.01-second timer consists of a timer output area (T), set value area (TS) and current value area (TR). One set of T, TS and TR having the same address functions as a timer. When the value of TR reaches the value of TS, the time-up bit (T-area) is set ON.

The TR and TS areas consist of BCD 8-digit data and up to 799,999.99 seconds (about 222 hours) can be set by timer.

Output bit address (T)	Set value address (TS)	Current value address (TR)
T000	TS000	TR000
T001	TS001	TR001
T002	TS002	TR002

#### Key points

- Whether the data of T, TS and TR is to be retained when the power supply is turned OFF or the processor stops depends on the mode in which the timer is used. See the table in Item (2) of Section 2-2-2 for details.
- If a timer area is double-used, a user program error is detected and the processor stops.
   Even when timers having different functions are used, a user program error is detected if the timer address is double-assigned.
- 3. The number of NO and NC contacts of a timer in a program is not restricted.

- 4. Data can be preset to the TR and TS areas.
- 5. Timer accuracy: +2 scan times to +1 scan time
- 6. Memory range of each MICREX-F series
  - F30, F50, F50H series

...... T000 to T127 (128 points)

- F60, F55, F70, F80H, F120H series
  - ...... T000 to T255 (256 points)
- F70S, F120S, F140S, F150S series

...... T000 to T511 (512 points)

#### **■** Timer output area (bit address)

ı							r	,									1
	000	001	002	003	004	005	006	007	800	009	010	011	012	013	014	015	
	016	017	018	019	020	021	022	023	024	025	026	027	028	029	030	031	
	032	033	034	035	036	037	038	039	040	041	042	043	044	045	046	047	
							-										
า	$\succeq$															=	<u>)</u>
																	CON EEN EENH
	112	113	114	115	116	117	118	119	120	121	122	123	124	125	126	127	F30, F50, F50H Up to here
า	$\succeq$															2	<u> </u>
																	FFF FAR F77 F0011 40011
	240	241	242	243	244	245	246	247	248	249	250	251	252	253	254	255	F55, F60, F70, F80H, 120H Up to here
			<del>'</del>	<del> </del>					•	•	•	•					
쉭	$\succeq$															2	<u>_</u>
	480	481	482	483	484	485	486	487	488	489	490	491	492	493	494	495	
	496	497	498	499	500	501	502	503	504	505	506	507	508	509	510	511	F70S, F120S, F140S, F150S Up to here
							L	L		<u> </u>					L		

#### 2-2-14 Timer areas (0.1-second timer)

identifier: T


identifier: W9, data module No.: 9

A 0.1-second timer consists of a timer output area (T) and a current value area (W9). (F60 series uses a BD area as a current value area.) The timer set value exists only in the user program.

When the timer current value reaches the timer set value, the time-up bit (T area) is set ON.

Output bit	Current value a	Current value address						
address (T)	(W9)	(BD) (F60 series						
T512	W00.90000	BD0000						
T513	W00.90001	BD0001						
		*1)						

when the current value reaches 3456.7 seconds.



The timer set value consists of BCD 8-digit data and up to 7,999,999.9 seconds (about 2220 hours) can be set.

For example, T512 is set ON in the following program

#### Key points

- 1. The current value is cleared when the power supply is turned OFF or the processor stops.
- 2. If a timer area is double-used, a user program error is detected and the processor stops.
- 3. The number of NO and NC contacts of a timer in a program is not restricted.
- 4. Timer accuracy: +2 scan times to +1 scan time
- 5. Memory range of each MICREX-F series
  - This area is not available for F30, F50, F50H series, and 0.1s timer cannot be used.
  - · F60, F55, F70, F80H, F120H series

...... T512 to T767 (256 points)

• F70S, F120S, F140S, F150S series

...... T512 to T999 (488 points)

#### ■ Timer output area (bit address)

																	1
	512	513	514	515	516	517	518	519	520	521	522	523	524	525	526	527	
	528	529	530	531	532	533	534	535	536	537	538	539	540	541	542	543	
	544	545	546	547	548	549	550	551	552	553	554	555	556	557	<b>55</b> 8	559	
),	E .															),	)
	752	753	754	755	756	757	758	759	760	761	762	763	764	765	766	767	F60, F55, F70, F80H, F120H Up to here
))	¥					-										<u>~</u>	))
	976	977	978	979	980	981	982	983	984	985	986	987	988	989	990	991	F70S, F120S, F140S, F150S
	992	993	994	995	996	997	998	999									Up to here

<sup>\*1)</sup> The area W9.488 to W9.511 can be only used to the data memory area.

#### 2-2-15 Counter areas

identifier: C

identifier: CS, data module No.: 12 identifier: CR, data module No.: 13

A counter area consists of a counter output area (C), counter set value area (CS) and counter current value area (CR).

When the current value becomes negative, the count-up bit is also set ON.

The table on the right shows the relationships between the bit addresses of the counter output area (C) and the word addresses of the set value area (CS) and current value area (CR).

The maximum count value set by the counter is BCD 8-digit (79,999,999).

Output bit address (C)	Set value address (CS)	Current value address (CR)
C000	CS000	CR000
C001	CS001	CR002
C002	CS002	CR002

#### Key points

- When the power supply is turned OFF or the processor stops, the preceding values of C, CR and CS are retained. However, if CS contains a set value, the value becomes the program-specified value.
- 2. If a counter area is double-written, a user program error is detected and the processor stops.
- 3. The number of NO and NC contacts of a counter output in a program is not restricted.
- 4. Data can be preset to the CR and CS areas.
- The count-up bit of the up/down counter (UDCT) is set ON even when the current value becomes negative.
- When C31 is used by the up/down counter instruction in F30, F50H series, or C127 is used as an up/down counter, they operate as a built-in highspeed counter. Those operation is different from that of normal up/down counter.

For the detailed specifications and the usage, see the user's manual Hardware of each series.

- 7. Memory range of each MICREX-F series
  - F30, F50, F50H series

...... C000 to C031 (32 points)

F60 series

...... C000 to C127 (128 points)

• F55, F70, F80H, F120H series

...... C000 to C255 (256 points)

· F70S, F120S, F140S, F150S series

#### ■ Counter output area (bit address)

000	001	002	003	004	005	006	007	008	009	010	011	012	013	014	015	F30, F50, F50H
016	017	018	019	020	021	022	023	024	025	026	027	028	029	030	031	Up to here
032	033	034	035	036	037	038	039	040	041	042	043	044	045	046	047	
E .															<b>~</b>	<u></u>
112	113	114	115	116	117	118	119	120	121	122	123	124	125	126	127	F60 Up to here
Ë															~	
239	240	241	242	243	244	245	246	247	248	249	251	252	253	254	255	F55, F70, F80H, F120H Up to here
<b>=</b>															~	
480	481	482	483	484	485	486	487	488	489	490	491	492	493	494	495	F70S, F120S, F140S, F150S
496	497	498	499	500	501	502	503	504	505	506	507	508	509	510	511	Up to here

#### 2-2-16 SC (step control) areas (identifier: S or WS, data module No.: 8)

This memory area is used to store step numbers for step control. This area contains up to 100 words of unsigned BCD 2-digit (8-bit) data that can be directly


read and written by using sequence and word operation instructions. This area is nonvolatile.

Word address	Specified in units of bits
0	S00.00 to S00.99 (Total of 100 steps)
1	S01.00 to S01.99
2	S02.00 to S02.99
3	S03.00 to S03.99
4	S04.00 to S04.99
5	S05.00 to S05.99
6	S06.00 to S06.99
7	S07.00 to S07.99
8	S08.00 to S08.99
9	S09.00 to S09.99
10	S10.00 to S10.99
=	
96	S96.00 to S96.99
97	S97.00 to S97.99
98	S98.00 to S98.99
99	S99.00 to S99.99

	me in units word (8 bit	
	WS00	
	WS01	
	WS02	
	WS03	
	WS04	
	WS05	
	WS06	
	WS07	
	WS08	
	WS09	
	WS10	
=	€ ≈	
	WS96	
	WS97	
	WS98	
	WS99	


#### Key points

- The conceptual drawing of SC instruction and memory area is as follows.
  - (1) There are a hundred sets (corresponding to word numbers 00 to 99) of 100-step ladders.
  - (2) A set of 100-step ladders is used exclusively for one SC.



100 sets of 100-step ladders

2. The step name format is as follows.



- 3. Each step number corresponds to a BCD 2-digit value. It does not refer to any bit address as in case of such areas as B, M and K.
- 4. The user may regard this area as if there were 100 SC coils numbered from 00 to 99 in a single word.
- The number of NO and NC contacts of each coil in a program is not restricted.

#### 2-2-17 Data memory areas (identifier: BD, data module No.: 14)

The data memory area is used to store internal processor data, which can be read and written in units of words.

#### Key points

- Even when the power supply is turned OFF or the processor stops, the preceding data are retained. (Nonvolatile area)
- Storage data formats:
   Signed BCD 8-digit data (-79,999,999 to +79,999,999)
   Hexadecimal number (0 to FFFFFFFF)
- If the BD memory capacity is insufficient, the following areas can be used as data memory.
  - (1) Unused timer and counter set value areas (TS and CS) and current value areas (TR, CR and W9)
  - (2) User file area (Data is read and written by SEL and DSEL instructions.)
  - (3) Unused keep relay area (only for 16-bit data)
  - (4) Unused auxiliary relay area (This area is used only for 16-bit data and volatile.)
- In the F60 series, the BD area is used as a 0.1s timer current value area. Note that this area is not doubleused when the 0.1 second timer is used.
- 5. In the F55, F70, F80H, F120H, F140S, F150S series, the data memory and user file share the same memory area.

The maximum number of usable words by the total of two areas are as follows.

(1 word = 32 bits)

4,096 words
6,144 words
100k words (1k = 1,024)
324k words (1k = 1,024)

- If data memory exceeding 256 words is to be used, the number of words to be used must be defined in the system definitions. (In the F30, F50, F50H, F60 series, the data memory cannot be expanded for use.)
  - F55, F70, F80H, F120H

....... Max. 4,095 words (up to BD4094)

F70S, F120S, F140S, F150S

....... Max. 4,096 words (up to BD4095)


- 7. Memory range of each MICREX-F series (1 word = 32 bits)
  - F30, F50, F50H series BD0000 to BD0127 (128 words)
  - · F60 series

...... BD0000 to BD0255 (256 words)

• F55, F70, F80H, F120H series

...... BD0000 to BD0255 (Expandable up to BD4094)

- F70S, F120S, F140S, F150S series
  - ...... BD0000 to BD0255 (Expandable up to BD4095)



### 2-2-18 User file areas (identifier: W30 or larger, data module No.: 30 or larger)

The user file area is used to store internal processor data for the following purposes.

- To control the tracking of process information in production steps by using the FFST (FIFO and FILO store), FIFO (first-in first-out) and FILO (first-in lastout) instructions
- 2) To design a data table in the user program
- 3) To input and output data through message communication
- 4) To specify the I/O expansion area to transfer I/O data (one word = 16 bits and a memory size of 2048 words is used) (Supported by F70S, F120S, F140S, F150S series only.)
- To use the PE-link expansion area (the memory on the card is used)
- 6) To use the ME-NET relay link (the memory on the card is used) (Supported by F120S, F140S, F150S series.)
- 7) To expand BD areas (the expanded area occupies the user file areas)

1 word = 32 bits

F55, F70, F80H, F120H series

.......... Max. 3,839 (4,095 - 256) words are used. F70S, F120S, F140S, F150S series

........ Max. 3,840 (4,096 - 256) words are used.

#### Key points

- Even when the power supply is turned OFF or the processor stops, the preceding data is retained (nonvolatile area). The status of the memory to be used as the I/O expansion area is the same as the B area status. The memory to be used as the PE-link expansion area and ME-NET link relay becomes a volatile area.
- 2. The size (number of words) and data format must be defined for each file number as shown below. If the area is used as the I/O expansion, PE-link expansion, or ME-NET relay link area, the size and data format are defined in the system definition. Do not use the FILE or TABL instruction to define them.

Symbol	-,		Data format	Range of value	
For D20 and LITE	For D10S	Meaning			
SI	0	Single integer	Binary 16 bits	0 to FFFF	
DI	1	Double integer	Binary 32 bits	0 to FFFFFFF	
BD	2	Binary Coded Decimal	BCD 8 digits	-79,999,999 to +79,999,999	

#### 3. Memory capacity

(words)

Series	F30, F50, F50H	F60	F55, F80H, F70	F120H, F70S, F120S	F140S	F150S
Number of words (one word = 32 bits)	64	512	3840	5888	102144	331520
Number of words (one word = 16 bits)	128	1024	7680	11776	204288	663040

Notes: 1. If the BD area is expanded in system definition, the user file area is reduced.

2. Up to 4095 words can be defined by one file definition instruction. (4096 words for F70S, F120S, F140S, F150S series)

(words)

	F30, F50, F50H	F60	F55, F70, F80H	F120H	F70S, F120S, F140S, F150S
1 word = 32 bits	64	512	3840	4095	4096
1 word = 16 bits	128	1024	4095	4095	4096

- 3. If I/O expansion is specified, the user file area for 2048 words (one word = 16 bits) is used.
- The data table is for read-only files, it cannot be written by programs.
   Because the data table is designed in the user program, the memory areas described in the above item 3 are not used.
- 5. Because the memory on the card is used as the PE-link and ME-NET expansion areas, the memory capacity in the above item 3 is not used.

#### 2-2-19 Direct access areas (identifier: W24, data module No.: 24)

There are two methods for processor I/O data access: (A) synchronous scanning method and (B) direct access method. The MICREX-F Series processors basically use method (A). The following PCs allow users to create programs that can incorporate both methods. F55, F70, F80H, F120H, F70S, F120S, F140S, F150 series The direct access area is used to execute processing using method (B) for the following purposes.


- To shorten the I/O response delay due to program scan time (The direct accessing can be executed by I/O
- 2. To minimize the I/O response delay in positioning operations using a high-speed counter (The FTU500A high-speed counter module is used.)

modules directly connected to the processor.)

3. To execute external interrupts (The external interrupt module is used.)

#### Key points

- A 128-word (a 160-word for F80H, F70, F70S without option slots) area is reserved separately from the I/O area (B area). The user must declare to use the W24 area in the system definitions.
- The I/O modules that use the W24 area must be mounted directly on the base unit on which the processor is mounted.
- The W24 area cannot be accessed in units of bits, it can be accessed only in units of words.



#### 2-2-20 P-link (PE-link) memory areas (option)

In the processor modules with a P-link (PE-link), this memory area is used for data transfer between processors. The processor can be connected to two

Identifier: L, WL, W21, W22, W23, W120, W121, W122, W123

Data module No. for P-link (PE-link) 0: 20, 21, 22, or 23


Data module No. for P-link (PE-link) 1: 120, 121, 122, or 123

P-links (PE-links) by using optional P-link (PE-link) memory. When the P-link (PE-link) card is not mounted, P-link (PE-link) memory cannot be used.

#### Key points

- When this area is used for data transfer between processors, the required items, including the assigned number of words, must be set in the system definitions.
- 2. The WL area is a bit area that can be used as a contact or coil in the user program.
- 3. The W21, W22, W23, W120, W121, W122, and W123 areas cannot be accessed in units of bits but can be processed only in units of words.
- 4. When the power supply is turned off, the contents of this area are cleared. (They are not cleared by stop and start operations of the program loader.)

P-link (PE-link) memory for P-link 1 (PE-link 1)



Note 1: For P-link 2 (PE-link 2), the P-link (PE-link) memory can be used as follows:

Block No. 1: W120.0000 to W120.0511 Block No. 2: W121.0000 to W121.1151 Block No. 3: W122.0000 to W122.3071 Block No. 4: W123.0000 to W123.3071

Note 2: PE-link can be used only for F120S, F140S, F150S series.

#### 2-2-21 Analog work area

The analog work area is used for the FIL, DIF, INT, and HOLD instructions.

The analog work area W25.000 to W25.511 can be

accessed. The area for two data items is used for one instruction.


tem	Description	_									
Data module No.	W25 (0 to 511) R/W	enabled *1									
Data format	Binary 32 bits (Dou	Binary 32 bits (Double integer)									
nitial data	Preceding value is	retained									
Memory map	W	25.0 1 2 3 510 511 *One work area uses	two data.	Analog work area No. 0 1							
Use of work area	Instruction	FIL	DIF	INT	HOLD						
	Word 1	Output data	Output data	Output data	Output data						
	Word 2	Division remainder	Unused	Division remainder	Unused						

<sup>&</sup>lt;sup>1)</sup> This area is supported only by F70, F120, F140S, F150 series.


### 2-2-22 User display area (identifier: W124) (F55 Series only)

The 8-line x 8-line LEDs and two 7-segment LEDs on the F55 Series basic unit can be used to indicate optional information by the user program.


#### **Base unit LED arrangement**



#### Corresponding memory area



#### Control word



#### 2-3 I/O Address

#### 2-3-1 Relay No. (Bit designation) and word No.

Each memory area has an individually assigned number used to designate the memory area by the user program. This area number is divided into the "relay No." used to specify a single bit (contact, coil) and the "word No." used to specify a single word of 16-bit or 32-bit data. The following areas can be specified with the relay No. and word No.

- I/O relay
- · Auxiliary relay
- · Keep relay
- · Special relay
- Annunciator relay

These areas are represented as follows using an example of the I/O relay area.

(1) Specifying a single bit (contact, coil): Relay No.

"B" indicating single-bit specification of the I/O area and the word address is placed before the bit position (hexadecimal).


Example: B001 D

Word address Bit position

(2) Specifying a single word (data): Word No.

"WB" indicating single-word specification of the I/O area is placed before the word address (decimal).


Example: WB003 Word address



#### 2-3-2 Address assignment for the F30 Series processors

In the F30 Series processors, the basic unit I/O address exclusively uses 32 points (two words) from the leading address of the I/O area. The input section is assigned from B0000 and the output section is

assigned from B0010. When expansion units are connected, the expansion unit connected to the base unit is assigned from B0020.



#### 2-3-3 Address assignment for the F50/F50H Series processors


In the F50 and F50H Series processors, the basic unit I/O address exclusively uses 64 points (four words) for the 64-point unit and 48 points (three words) for the 40-point unit from the leading address of the I/O area. The input and output sections are assigned from B0000 and from B0020, respectively. The unassigned addresses can be used as


auxiliary relays. (However, empty input areas are not available for the auxiliary relay.)

When expansion units are connected, the first expansion unit connected to the basic unit is assigned from B0040. The subsequent expansion units are forward-justified in units of words.

#### 1. Example assignment in case of the basic unit only


#### Single unit of FPB40(H)R-A10






- Empty bits in the input area cannot be used as auxiliary relays.
- Empty bits in the output area can be used as auxiliary relays.

#### Single unit of FPB56(H)R-A10






#### Example assignment in case of using the T-link system for the F50 Series processor.

The following shows an address assignment example when the basic unit, expansion unit and T-link are used to connect the FTU module and FTK capsules. For the

F30 Series, the I/O address can also be assigned in the same way as follows.



#### 2-3-4 Address assignment for the F60 Series processors


In the F60 Series processors, the basic unit I/O address exclusively uses 64 points (four words) from the leading I/O area. The input and output sections are assigned from B0000 and from B0020, respectively. The unassigned addresses can be used as auxiliary relays.

When expansion units are connected, the expansion unit address can be optionally set with the address setting dials. However, avoid duplication with the addresses of the basic unit, other expansion units and T-link/mini T-link devices.

error" will cause the PC to display a fatal fault and stop.

I/O area is assigned.

In addition, when different numbers are set, the "I/O area duplication" fault will cause the PC to stop if a duplicate



the number of words used exclusively.

2-56

The expansion unit is assigned using the leading word

address set by the address setting dials according to

#### 2-3-5 Address assignment for the F80H, F120H, F55, F70, F70S, F120S, F140S, F150S Series processors

The MICREX-F F80H, F120H, F55, F70, F70S, F120S, F140S, F150S Series usually have 100 words (1 word = 16 bits) of the I/O area on the T-link system, respectively. Within this area, word addresses are assigned to the I/O devices including FTU modules and FTK capsules.

When I/O area expansion is specified in the system definition \*1), maximum 512 words can be assigned per T-link system (only single T-link system for the F80H, F55 and F70 Series).

#### 1. Rules on address (T-link)

- In the F120H, F70S, F120S, F140S and F150S Series, a channel No. (link No.) 0 to 3 can be optionally set by using the T-link address setting dials. (The F80H, F55 and F70 Series processors have fixed channel No. 0.) (The I/O modules mounted on the same basic unit as the processor have the fixed channel No. 0.)
- ② If a connected module uses multiple words, the address of the next module is shifted by the extra number of words used.
- ③ A word address can be reserved between the modules on the same basic unit if a dummy module is inserted in the slot at the relevant address. (An unused slot without dummy module mounted causes a fatal fault.)
- ① On a capsule-type unit, the address can be set by the address setting dials on the front panel of the unit. Any address can be set as long as it is not a duplicate address.
- The module next on the right of FTL (expansion interface unit) has the same address as set by the address setting dials of the FTL. For subsequent modules, addresses are assigned in ascending order.

#### Notes

- \*1) Supported only by the F70S, F120S, F140S and F150S Series.
- \*2) The F120H, F70S, F120S, F140S and F150S Series have the duplex processor system function. For details, see the User's Manual (Communication) FEH161.

- The number of I/O words is as follows:
  WB area: Up to 400 words (6,400 points)
  Expansion area: Up to 2,048 words \*1)
- The number of connectable capsules and devices are as follows:

Processor	Program loader	FTK capsule FFK capsule FTL interface T-link device
1 unit (2 units *2)	2 units per link at the same time	Max. total of 32 units (per link)

#### Address setting dial

Upper dial	2 3 5 5 5 5 6 5 6 5 6 5 6 5 6 5 6 5 6 5 6	23 55
Lower dial	000 Co	2000
Set value	05	35


#### 2. I/O address configuration (B areas)


On the F55, F70, F80H, F120H, F70S, F120S, F140S, F150S, B areas are commonly used as I/O areas by the Bus-link I/O modules and T-link I/O modules. (Bus-link I/O modules are the modules mounted on the processor's basic unit.) The B areas are divided into four banks, and 100 words (1600 points) of area are assigned to each channel (link).

Accordingly, channel numbers must be considered when addresses are set.

When assigning addresses to an FDL expansion I/O module or a T-link I/O module, use the address-setting dials as follows:

- ① Select a channel (link) No. from 0 to 3.
- ② Specify a word address (station No.) in the range from 0 to 99 within the selected channel.
- 3 To use a bit address (0 to F), set it during programming on a program loader.
- \*1) In the F55, F70, F80H series, only a total of 100 words (1600 points) of WB000 through WB099 can be assigned as I/O areas.





#### 3. Example address assignment of I/O area (B area)

An example address assignment is shown below:

# Address assignment for I/O modules on the base board on which the processor is mounted.

1) For scan synchronization mode

		0	1	2	3	4	5	6	7
PS (	CPU	WB 0	WB 1	WB 3	WB 4	WB 5 to 8	WB 9 10	WB 11	WB 12

The channel number in B area is fixed to 0. Addresses are assigned to the slots in ascending order from slot 0.

16 32 16 16 64 32 16 16 ← No. of I/O points

#### 2 For direct access mode

		0	1	2	3	4	5	6	7
PS *	СРИ	W24.0 to 15	16 to 31	32 to 47	48 to 63	64 to 79	80 to 95	96 to 111	112 to 127

\* Power supply

Fixed 16-word addresses are assigned to all slots. The range of addresses is W24.0 to W24.127. In this case, addresses beginning with WB0 can be assigned to the T-link unit.

<sup>\*</sup> Power supply


#### Address assignment for T-link I/O

A T-link unit has two address-setting dials to set station numbers 0 to 99. The channel number (called "link No." for T-link) is set by the link number setting dial on the T-link interface board mounted on the processor. (Channel 0 to 3)

### Setting example 1:

#### ■ Link No. settings

T-link interface board	Link No. setting dial		
Standard	$0 \rightarrow Link\; No.\; 0$		
Option 1	1 → Link No. 1		
Option 2	2 → Link No. 2		




PS: Power supply

#### Notes on address assignment

I/O area and addresses link numbers must not be duplicated. If there is a duplicate, a fatal fault occurs and the processor cannot operate. Addresses for a T-link unit must not be assigned over two links (channels).

#### Setting example 2: ■ Link No. settings

T-link interface board	Link No. setting dial
Standard	3 → Link No. 3
Option 1	0 → Link No. 0
Option 2	1 → Link No. 1




The first address for option 1 follows the last word address of the modules that are mounted on the same basic unit as the processor.

On the standard T-link interface board, the link number setting dial is set to 0 (link No. 0) before shipment.

#### Setting example 3

Using channel No. 0 for both FDL expansion bus link I/O and standard T-link I/O \*1





	I/O address map
WB000	F120S base
WB010	FDL1 base
WB020	FDL2 base
WB030	FTL1 base
WB040	FTL2 base

<sup>\*1</sup> FDL expansion bus link can be used only for the F120H, F120S, F140S and F150S Series.

#### Setting example 4

Using channel No. 0 for FDL expansion I/O and channel 1 for standard T-link I/O \*1





<sup>\*1</sup> FDL expansion bus link can be used only for the F120H, F120S, F140S and F150S Series.

### 2-3-6 Specifying I/O expansion area

In the MICREX-F series, up to 32 T-link I/O units (total of 100 words) can usually be connected per T-link system. If up to 32 T-link I/O units with a large number of words is connected per T-link system, 100 words may be exceeded.

In the F120S, F140S, F150S, the T-link I/O units can be used by specifying an I/O expansion area for only T-link I/O units with the large number of words in the system definitions.

#### Specifying I/O expansion area —

While normal I/O unit is assigned to the area B of a processor, T-link I/O unit with an I/O expansion are specified is assigned to the user file area (W30 or larger). The address and No. of words used are as follows:

#### Start address:

(Link No. x 512) + (T-link station number x 16) where Link No.: 0 to 3


T-link station number: 00 to 31

(T-link station number 32 to 99 are not assigned to an I/O expansion area)

Note: Please refer to Appendix for the address and the station number.

#### No. of words:

One station number uses 16 words. An I/O unit that uses 64 words uses the T-link station number for four stations. For 64-word I/O, set the station number to 28 or less. For I/O modules mounted on the base board on which the processor or FTL module is mounted, each module uses 16 words.



### Notes on I/O expansion area specification

To use this function, the following 3 items should be set:

- 1) Use of I/O expansion area
- ② T-link I/O station number assigned to I/O expansion area
- 3 Data module No. (file No.) used as I/O expansion area

All of these items are specified in the system definitions. The processor recognizes the setting of items ① and ② at POWER-ON. The processor recognizes the setting of item ③ when the system definition is changed.

If the FILE or TABL instruction having the same data module No. as the specified data module No. (W30 or larger) exists, a user program error will cause a fatal fault and the processor stops.

If I/O expansion area is specified, a data memory (file memory) of 2,048 words is occupied (in 16 bit). The system definition can only specify the I/O area expansion and the same module number should not be specified in system definition and FILE definition.

· Steps for expanding I/O area

I/O expansion is specified in the system definition. An example of specifying I/O expansion with the program loader LITE is shown.

- ① Select F5 "AUXILIARY" from the initial screen.
- ② Select F1 "DEFINING SYSTEM," then press the ← key to select "ONLINE" and press the ENT key.


3 Select F2 "T-LINK REGISTRATION."


④ Press the ← key to select "YES" for the I/O expansion area, then set the module No. (30 to 109) used as the I/O memory and press the RAME key.

Note: Set the module No. so that it is different from all other expansion module Nos. (PE-link and ME-NET) in the system definition. The module No. must not be the same as the FILE No. and TABL No. in the user program.

(5) Press the \* key to register the station number for which I/O expansion is to be specified in group 1. After setting ends, press the END key, then press the ENT key to store the system definition.

Note: After the system definition is changed, turn the processor off and then on. The processor recognizes the contents of the changed system definition when the power is turned on.






I/O EXP AREA REGISTRATION

I/O EXP AREA YES / ♦ NO

MODULE NO. 30





#### Setting example

Setting the following numbers

Bus-link I/O (FDL-link I/O): Link No. 1

Standard T-link I/O:

Link No. 0


Option T-link 1 I/O:

Link No. 2

Option T-link 2 I/O:


Link No. 3

I/O expansion is specified for FDL module, FTL module, and FTK capsule and POD in the shaded area.



- See the next page for details on assignment of I/O addresses. (The I/O expansion area is specified in W30)
- Do not set the same station number to be used for T-link units (including FTK and POD), FDL units.
   When the set station number is the same even if the area is different, the duplicated station number causes the processor to stop due to a fatal fault.
- Data transferred with the capsule or module with I/O expansion area specified can be accessed only in units of word.

### · I/O address map




### 2-4 Program Processing

### 2-4-1 Operation flowchart


#### 1. F30, F50 and F50H Series

The following flowchart shows the operations to be done when the basic unit power is turned on, as well as the subsequent operations.




#### 2. F60 Series

The following flowchart shows the operations to be done when the basic unit power is turned on, as well as the subsequent operations.



#### 3. F55, F70, F80H, F120H, F70S, F120S, F140S, F150S series

The following flowchart shows the operations to be done when power is supplied to a processor module, as well as the subsequent operations.



### 2-4-2 Program types


Programs used for the MICREX-F series are classified into four groups. Applicable program types depend on each MICREX-F's series.

			F30, F50, F50H, F60	F55, F70, F80H F140S, F150S	F120H, F70S, F120S,
Cyclic program	PROG0	P-level	0	0	0
Fixed-cycle interrupt program	PROG50	Level 2	_	0	0
External interrupt program	PROG60 to 67	Level 1	_	0	0
Subroutine program (Function module)	FM0 to 63 *1)		_	_	0

<sup>\*1)</sup> The number of function modules is 0 to 63 for F120H, F70S, F120S series; 0 to 255 for F140S, F150S series.

### 1. Cyclic program (P-level program) (program No. 0)

This program is always executed repeatedly. It must be incorporated into the system.



If the program consists only of cyclic programs, the PROG and PEND instructions are not required. (If FM is used, the PROG and PEND instructions are required.)


O: Available -: Not available

2. Fixed-cycle interrupt program (program No. 50)


Program No. 50 is a level 2 interrupt program. This program is executed for each operation cycle specified by the PROG instruction to refresh the I/O areas of the T-link I/O devices registered in group 0. (Refreshing between devices and buffers)

#### **Applications:**

- If the scan time of a cyclic program is too long to follow the control-object operation, this program is used for the part that requires a high-speed response.
- This program is used when an operation must be executed in a fixed cycle.




Remark: This figure shows an example of high-speed processing in a 20ms cycle.



### Key points

- I/Os registered in T-link group 0 execute I/O processing before and after execution of this program.
- I/Os not registered in T-link group 0 execute I/O processing in synchronization with the cyclic program scanning.
- Modules mounted on the same base board on which the processor module is mounted can be registered in T-link group 0 only when the synchronous scanning is
- specified for the modules. (If defined as a direct access area, the module executes I/O processing each time the program is executed for a circuit regardless of the program level.)
- If program loader LITE operation is executed or interrupts occur while the processor is operating, the execution cycle becomes misordered as shown below. This must be noted.
- If the number of queued interrupts exceeds 32, flag relay F002E is set to 1, and a nonfatal fault occurs.





### 3. External interrupt programs (program No.: 60 to 67)

External interrupt programs have the highest priority level (level 1) and are executed after stopping the execution of programs (having lower levels P and 2).

#### Applications:

- This program is used to execute specific processing immediately when the comparison result obtained by a high-speed counter module is output.
- This program is used to immediately execute specific processing using external input from an external interrupt module.





### Key points

An external interrupt program can be executed when the following conditions are satisfied.

- 1. Direct access is set in the system definitions.
- 2. The applicable modules are:
- F55 series high-speed counter card (NV1F-HC1) and external interrupt module (NY1F-YP1)
- F70, F70S series high-speed counter module (NC1F-HC1) and external interrupt module (NC1F-YP1)
- F80H, F120H, F120S, F140S, F150S series High-speed counter module (FTU500A) External interrupt module (FTU520A)

- 3. An external interrupt program (PROG 60 to 67) is required.
- 4. The above modules must not be mounted on an expansion unit.

They can be assigned only to a direct access area. (I/O slot on the base board on which the processor module is mounted.)

### 2-4-3 Program and processing


 Interrupt program (only for the F55, F80H, F120H, F70S, F120S, F140S and F150S Series)


The MICREX-F Series assigns three priority levels, the cyclic program (also called P-level program), the fixed-cycle interrupt program and the external interrupt program. The following principles are established for executing these programs.

- (1) If starting a program having high-level priority is requested while a program having lower priority is being executed, execution is temporarily stopped and the program having higher priority is executed.
- (2) After an interrupt program is executed, execution of the stopped program continues from where it was interrupted.
- (3) If an interrupt is generated having a higher priority level than the interrupt program being executed, the current program is interrupted and the higher level interrupt program is executed.
- (4) If interrupts having different priorities occur at the same time, the interrupt programs are executed sequentially in order of priority.
- (5) If interrupts having the same priority level occur at the same time, the interrupt programs are executed in ascending order of their program numbers.

### **Key Points**

- Each program must begin with a PROG instruction and end with a PEND instruction. (If only P-level programs are to be used without FMs, the PROG and PEND instructions are not required.)
- 2. At least one P-level program must be incorporated.
- 3. A subroutine (function module FM) can be called and executed by a program of any level.
- The program scan time must not exceed the set value of WDT. (If it exceeds this value, a fatal fault occurs.)
- 5. Interrupt program execution is started at the end of the circuit being executed when the interrupt was requested.
- If a new interrupt occurs that has a priority level equivalent to or lower than that of the current interrupt program being executed, the current interrupt program continues execution to its end. Then, the new interrupt program is executed.






# 2. Function modules (FM) (Only for the F120H, F70S, F120S, F140S and F150S Series)


Some applications must frequently execute the same processing. Such programs can be created as subroutines or function modules (FM) and called as required during main program execution.


Function modules provide users with various advantages; i.e., simplified programming, easy understanding of the program, fewer program steps, improved program reliability and less time needed for debugging.

#### Key points

- A function module begins with FMS n (n indicates the FM No.: 0 to 63 for the F120H, F70S and F120S Series, 0 to 255 for the F140S and F150S Series) and ends with FME.
- 2. A function module specified by a parameter can be called by any part of a program.
- The caller can optionally specify a value for the parameter.
- 4. FMC can include a conditional contact to decide if the corresponding FM is to be executed.







# 3. Index registers (only for the F120H, F70S, F120S, F140S and F150S Series)

The two methods of specifying relay and word data addresses for the MICREX-F Series are as follows.

- a. Use of fixed addresses (i.e., B0000 and WB0001)
- b. Method of using variable i or j to specify an address as "i value + 10" or "j value + 20" (i.e., i0010 and i0020)

Method "a" is common to all MICREX-F Series devices. Method "b" is applicable to the F120H, F70S, F120S, F140S and F150S Series devices. Variables *i* and *j* are called index registers.

 Loop control (LOOP and CONT) (only for F55, F70, F80H, F120, F70S, F120S, F140S and F150S series)

The LOOP and CONT instructions correspond to the FOR and NEXT statements of the BASIC programming language used for personal computers.

Index registers may be conveniently used for the following purposes.


- To execute a same pattern operation for different I/O areas (FM or LOOP and CONT instructions must be used together.)
- (2) To execute a repetitive operation (LOOP and CONT instructions must be used together.)

The program between the LOOP and CONT instructions is repeatedly executed the specified number of times during one scan.

Example of repetitive operation using index registers and LOOP and CONT instructions: \*1

 The data in WM20 to WM25 is incremented by 100 (decimal number) and is sequentially stored in BD10 to BD15.

		_	<b>①</b>		
WM020	1000	+100	<u> </u>	BD0010	1100
1	2000	+100		11	2100
2	3000	+100		12	3100
3	4000	+100		13	4100
4	5000	+100		14	5100
5	6000	+100	6	15	6100




<sup>\*1</sup> Index register control is not available for the F55, F70 and F80H Series.

### 5. Program block processing


Machine tool change has conventionally required program transfer by the loader and ROM cassette replacement. Processing that executes only one of

several programs as specified by the user program to save this trouble is called program block processing.




Each program block is assumed to be an independent program.


 A duplicated timer and coil in the same program block cause a user program error. A duplicated timer and coil in a different program block do not cause an error.




② Set fixed-cycle program (PROG50), interrupt program (PROG60 or larger), and function module (FM) for each necessary program block.

Example: Use function module (FM) 0 in program blocks 0 and 1.





③ Instructions in other than the program block area are ignored.



- 4 The contents of the set system definition are common to program blocks.
- When a program block being executed moves to another block, the block is started initially. (Scan flag 1 "50" is set ON)
   Be careful to use the program block as a subroutine.

### Program block description

① Program block management

-[PROG	510:0000:0000	]     Means start of program block management.
—[DATA	Zı	→ Specifies program block No.
—[DATA	Z2	☐ Specifies data memory initial operation mode
[PROG	510:1000:0000	→ Means end of program block management.

### Z<sub>1</sub> (program block No.)

The number of the program block to be executed is specified. The program block No. can be directly or indirectly specified in the range from 0 to 7. If a program block No. that is outside the range or does not exit is specified, the following status occurs:

- For direct numeric value specification:
   F0018 (user program error) is set ON and the processor stops due to a fatal fault.
- For indirect specification:
   F002B (block specification error) is set ON and the processor stops due to a nonfatal fault.

### Z<sub>2</sub> (data memory initial operation mode)

When the program block No. is changed in the program block management, the mode as to whether to retain (continue) or clear the memory contents is specified. The mode can be directly or indirectly specified.

Operation mode Z<sub>2</sub>:

- 0: Memory contents are retained
- 1: Memory contents are cleared

Other: Memory contents are retained

For indirect specification, when the area to be cleared is specified in this mode, it is automatically changed to program block 0 after the program block is changed. (To use the area, reenter the block No. from the program in the changed program block.)

### Z<sub>2</sub> (data memory initial operation mode)

The memory contents depend on the operation modes as follows. (The operation mode as to whether to hold or clear the preceding value area is selected.)

	Operation mode	Operation mode 0	Operation mode 1			
Data memory						
	sion area (W30 or larger) (RESET, HOLD specification)	Ho				
W24 (direct acces	ss) area (RESET, HOLD specification)	Ho	old			
P-link/PE-link tran	nsfer area (WL, W21 or larger)	Ho	old			
M, D, and A area		Hold				
F area		Hold				
K, S, W25, and W	'26 area	Hold	Clear			
File	X size change					
	Attribute (SI, DI, BD) change	Cle	ear			
	Additional user file					
	No X, Y, attribute change					
	• Y size change	Hold	Clear			
	BD area change/no change	(increased area: clear)				
Timer (T) and	T/C set value area with set value	Set v	/alue			
counter (C)	Relay area of additional T/C instruction and current value area					
	Type change (TON to TOFF)     Relay area of T/C instruction and current value area	Clear				
,	No type change     Relay area of non-cumulative T instruction and current value area	0.000				
	No Type change					
	Relay are of cumulative T instruction and current value area Relay area of C instruction and current value area	Hold	Clear			
	T/C set value area without set value					
	Unused T/C     Relay area of unused T/C instruction, set value, and current value area					

### 2 Program block declaration

— Means start of prgram block 2	-	1:0000:Z ]	511	[PROG
		l user program	ntional	Conver
<ul> <li>Means end of program block 2</li> </ul>	-	1:1000:Z ]	511	[DATA

### Z (program block No.)

The program block No. is directly specified in the range from 0000 to 0007.

### 2-5 Calendar (F55, F70, F70S, F120S, F140S, F150S series only)

The calendar can be read and set by reading from or writing data to dedicated data module W125.

The calendar can be set in the range from 1989 to 2088. Leap year calculation is automatic.

#### 1. Specification of data module W125

Module number:

W125

Attribute:

BCD 4 digits

Reset initial value:


0000 (HEX) for latest calendar display, control word, and error status

Year, month, day, hour, minute, second: Displayed by BCD


Day of week:

0: Sunday, 1: Monday, 2: Tuesday, 3: Wednesday, 4: Thursday,

5: Friday, 6: Saturday



Example: 11PM at 12-hour mode



### 2. Setting calendar

### ■ Setting from user program

- (1) Write data to be set for the calendar to area W125.1
- ② Write 0001 to W125.0 "control word." Data is now set for calendar when scanning is completed.

### Setting from program loader

① Monitor data from W125.0


- 2 Set 0002 in W125.0 "control word," and stop refreshing the calendar display.
- 3 Set data to be set for the calendar in area W125.1 or later.
- (4) Set 0001 in W125.0 "control word." This sets the new data in the calendar within 100ms while PC stops or when scanning is completed while PC operates.
- \* Calendar can also be set by the clock setting in the auxiliary function.

### 3. Calendar accuracy

#### Maximum daily difference

Ambient temperature	0°C	25°C	55°C
POWER-OFF	3 seconds	1 second	4 seconds
POWER-ON	2 seconds	1 second	5 seconds

#### 4. Error status



This error occurs due to the following causes:

- 1 Non-BCD data is set.
- 2 Data is set outside the setting range.

Month:

A value other than 1 to 12 is set.

Day:

A value other than 1 to 31 is set

Hour:

A value other than 0 to 23 is set in

24-hour mode.

A value other than 1 to 12 is set in

12-hour mode.

Minute:

A value other than 0 to 59 is set.

Second:

A value other than 0 to 59 is set.

Day-of-week: A value other than 0 to 6 is set.

When an error occurs, error detail is displayed on error status, the control word becomes 0002, and calendar data update stops.

The error is reset by writing normal data: the error status then becomes 0000.

To use the calendar function in the F55 series, mount a T-link master interface card (NV1L-TL1) to the basic unit. The calendar function is not available unless the T-link master interface card is not mounted.

			Page
<b>3-</b> 1	l List (	of Instructions	. 3-1
3-2	2 Rule:	s on Programming	3-11
	3-2-1	Rules on programming using ladder diagram	3-11
	3-2-2	Calculating No. of steps	
	3-2-3	Considerations in programming	
3-3	Sequ	uence instructions	3-15
	3-2-1	Contact and coil	3-15
	3-3-2	Shift register (SR)	3-24
	3-3-3	Step control relay ( (SCH)	3-25
	3-3-4	Timers	
	3-3-5	Counters	3-39
	3-3-6	Processing during data ON-line change	
		(timer/counter in progress)	3-44
3-4	FPL (	data instructions	3-45
	3-4-1	Method of expressing data instructions	3-45
	3-4-2	Line diagrams	
	3-4-3	Data format, operation instruction and operation flag	3-47
	3-4-4	Arithmetic operations	3-51
	3-4-5	Comparison	3-64
	3-3-6	Logical operations	
	3-4-7	Conversion	3-81
	3-4-8	Transfer	3-94
	3-4-9	Analog instructions 3-	-111
	3-4-10	Trigonometric functions3-	-123
	3-4-11	Files	-126
3-5	5 Prog	ram control instruction3	-146
	3-5-1	Program control 3-	-146
	3-5-2	Program declaration3-	-149
	3-5-3	Program control3-	-153
	3-5-4	Index register control 3-	-157
	3-5-5	Page 3	-166

### 3-1 List of Instructions

This section explains the instructions that can be used for the MICREX-F series PCs and the numbers of steps of these instructions.

							🔾 : Avail	able –	-: Not av	/ailable
Classi- fication	Name	Symbol	Function	-(F)- No. of D05, D10S	No. of steps	F30 F50 F50H	F60	F55 F70 F80H F120H	F70S F120S F140S F150S	See page
	NO contact	—I			1	0	0	0	0	3-15
	NC contact	— <b>,</b>			1	0	0	0	0	3-15
	Coil	<del>( ) </del>		_	1	0	0	0	0	3-15
	Returning	—→ N	Maximum number for a circuit	_	1	0	0	0	0	3-16
	Set	( s }	Direction of column: 10 contacts + 1 coil Direction of line: 24 lines However, circuit returning is possible.	_	1	0	0	0	0	3-17
go.	Reset	—( R )—			1	0	0	0	0	3-17
Sequence	Rising edge differential	<b>─</b> ( ↑ ) <del>─</del>		F1	1	0	0	0	0	3-19
	Falling edge differential	—( <b>+</b> )—		F2	1	0	0	0	0	3-19
	Invert			_	1	0	0	0	0	3-22
	MCS	( MCS )	Move of circuit buses (Master Control Set)	F6	1	_	0	0	0	3-23
	MCR	( MCR )	Return of the moved circuit buses (Master Control Reset)	F7	1		0	0	0	3-23
	Shift register	Input signal Direction signal Clock signal Clock signal CL Reset signal R	A shift register that has an arbitrary bit length of up to 511 bits. Input signals can be shifted in either direction (left or right) according to the direction signal.	F5	5	0	0	0	0	3-24
	Step control	⊬(sc) — -   +	Up to 100 groups of sequence control, having up to 100 steps, can be configured.	_	1	0	0	0	0	3-25
	ON-delay timer		Input signal Output signal		3	0	0	0	0	3-29
Timer	OFF-delay timer	├[ το <sub>F</sub> ]-	Input signal t Output signal	_	3		0	0	0	3-31
	Integrating timer	Clock signal Reset signal TMR	Reset signal  Clock signal  Output signal	F3	4		0	0		3-33

					: Available — : Not availa					ailable	
Classi- fication	Name	Symbol	Function		-(F)- No. of D05, D10S	No. of steps	F30 F50 F50H	F60	F55 F70 F80H F120H	F70S F120S F140S F150S	See page
- Lei	Monostable timer		Input signal Output signal			3		0	0	0	3-35
Timer	Monostable timer (Retriggable)		Input signal Output signal			3	_	0	0	0	3-37
	Up counter	Count pulse	Reset signal Count pulse Count value Output signal	y value	_	4	0	0	0	0	3-40
Counter	Down counter	Count pulse	Reset signal Count pulse Count value Output signal	set signal unt pulse Setting value		4	_	0	0	0	3-41
Š	Up/down counter	Add. pulse Sub. pulse UDCT Reset signal	Sub pulse	Reset signal Add, pulse Sub. pulse Setting value Count value			0	0	0	0	3-42
	Ring counter	Count signal	Reset signal Count pulse Count value Output signal		_	4	_	0	0	0	3-43
	Addition	$ - _{Z_1+Z_2}+w_d _{Z_2}$ *Z <sub>1</sub> -[+]-w <sub>d</sub> Z <sub>1</sub> -[+]-w <sub>d</sub> Z <sub>2</sub> -[+]-w <sub>d</sub>	Z <sub>2</sub> is added to Z <sub>1</sub> and the sum is stored in Wd.	If the result exceeds the data range (7999 or ±7999999) of Wd, the overflow	F10	4	0	0	0	0	3-53
	Subtraction		7- in authorised	relay is set ON and the maximum (minimum) value is stored in Wd.	F11	4	0	0	0	0	3-53
peration	Multipli- cation	$ \begin{array}{c c}  & \downarrow & \downarrow & \downarrow & \downarrow \\  & \downarrow & \downarrow & \downarrow & \downarrow \\  & \downarrow & \downarrow & \downarrow & \downarrow \\  & \downarrow & \downarrow & \downarrow & \downarrow \\  & \downarrow & \downarrow & \downarrow & \downarrow \\  & \downarrow & \downarrow & \downarrow & \downarrow \\  & \downarrow & \downarrow & \downarrow & \downarrow \\  & \downarrow & \downarrow & \downarrow & \downarrow & \downarrow \\  & \downarrow & \downarrow & \downarrow & \downarrow & \downarrow \\  & \downarrow & \downarrow & \downarrow & \downarrow & \downarrow \\  & \downarrow & \downarrow & \downarrow & \downarrow & \downarrow \\  & \downarrow & \downarrow & \downarrow & \downarrow & \downarrow & \downarrow \\  & \downarrow & \downarrow & \downarrow & \downarrow & \downarrow & \downarrow \\  & \downarrow & \downarrow & \downarrow & \downarrow & \downarrow & \downarrow \\  & \downarrow & \downarrow & \downarrow & \downarrow & \downarrow & \downarrow \\  & \downarrow & \downarrow & \downarrow & \downarrow & \downarrow & \downarrow \\  & \downarrow & \downarrow & \downarrow & \downarrow & \downarrow & \downarrow \\  & \downarrow & \downarrow & \downarrow & \downarrow & \downarrow & \downarrow \\  & \downarrow & \downarrow & \downarrow & \downarrow & \downarrow & \downarrow \\  & \downarrow & \downarrow & \downarrow & \downarrow & \downarrow & \downarrow \\  & \downarrow & \downarrow & \downarrow & \downarrow & \downarrow & \downarrow \\  & \downarrow & \downarrow & \downarrow & \downarrow & \downarrow & \downarrow \\  & \downarrow & \downarrow & \downarrow & \downarrow & \downarrow & \downarrow \\  & \downarrow & \downarrow & \downarrow & \downarrow & \downarrow & \downarrow \\  & \downarrow & \downarrow & \downarrow & \downarrow & \downarrow & \downarrow \\  & \downarrow & \downarrow & \downarrow & \downarrow & \downarrow & \downarrow \\  & \downarrow & \downarrow & \downarrow & \downarrow & \downarrow & \downarrow \\  & \downarrow & \downarrow & \downarrow & \downarrow & \downarrow & \downarrow \\  & \downarrow & \downarrow & \downarrow & \downarrow & \downarrow & \downarrow \\  & \downarrow & \downarrow & \downarrow & \downarrow & \downarrow & \downarrow \\  & \downarrow & \downarrow & \downarrow & \downarrow & \downarrow & \downarrow \\  & \downarrow & \downarrow & \downarrow & \downarrow & \downarrow & \downarrow \\  & \downarrow & \downarrow & \downarrow & \downarrow & \downarrow & \downarrow \\  & \downarrow & \downarrow & \downarrow & \downarrow & \downarrow \\  & \downarrow & \downarrow & \downarrow & \downarrow & \downarrow \\  & \downarrow & \downarrow & \downarrow & \downarrow & \downarrow \\  & \downarrow & \downarrow & \downarrow & \downarrow & \downarrow \\  & \downarrow & \downarrow & \downarrow & \downarrow & \downarrow \\  & \downarrow & \downarrow & \downarrow & \downarrow & \downarrow \\  & \downarrow & \downarrow & \downarrow & \downarrow & \downarrow \\  & \downarrow & \downarrow & \downarrow & \downarrow & \downarrow \\  & \downarrow & \downarrow & \downarrow & \downarrow & \downarrow \\  & \downarrow & \downarrow & \downarrow & \downarrow & \downarrow \\  & \downarrow & \downarrow & \downarrow & \downarrow & \downarrow \\  & \downarrow & \downarrow & \downarrow & \downarrow & \downarrow \\  & \downarrow & \downarrow & \downarrow & \downarrow & \downarrow \\  & \downarrow & \downarrow & \downarrow & \downarrow & \downarrow \\  & \downarrow & \downarrow & \downarrow & \downarrow & \downarrow \\  & \downarrow & \downarrow & \downarrow & \downarrow & \downarrow \\  & \downarrow & \downarrow & \downarrow & \downarrow & \downarrow \\  & \downarrow & \downarrow & \downarrow & \downarrow & \downarrow \\  & \downarrow & \downarrow & \downarrow & \downarrow & \downarrow \\  & \downarrow & \downarrow & \downarrow & \downarrow & \downarrow \\  & \downarrow & \downarrow & \downarrow & \downarrow & \downarrow \\  & \downarrow & \downarrow & \downarrow & \downarrow & \downarrow \\  & \downarrow & \downarrow & \downarrow & \downarrow & \downarrow \\  & \downarrow & \downarrow & \downarrow & \downarrow & \downarrow \\  & \downarrow & \downarrow & \downarrow & \downarrow & \downarrow \\  & \downarrow & \downarrow & \downarrow & \downarrow & \downarrow \\  & \downarrow & \downarrow & \downarrow & \downarrow & \downarrow \\  & \downarrow & \downarrow & \downarrow & \downarrow & \downarrow \\  & \downarrow & \downarrow & \downarrow & \downarrow & \downarrow \\  & \downarrow & \downarrow & \downarrow & \downarrow & \downarrow \\  & \downarrow & \downarrow & \downarrow & \downarrow & \downarrow \\  & \downarrow & \downarrow & \downarrow & \downarrow & \downarrow \\  & \downarrow & \downarrow & \downarrow & \downarrow & \downarrow \\  & \downarrow & \downarrow & \downarrow & \downarrow \\  & \downarrow & \downarrow & \downarrow & \downarrow & \downarrow \\  & \downarrow & \downarrow & \downarrow & \downarrow & \downarrow \\  & \downarrow & \downarrow & \downarrow & \downarrow & \downarrow \\  & \downarrow & \downarrow $	Z <sub>1</sub> is multiplied by Z <sub>2</sub> and the product is stored in Wd.		F12	4	0	0	0	0	3-54
Arithmetic operation	Division	*Z1-[+]-Wd Z2-[+]-Wd Z2-[+]-Wd Z2-[+]-Wd	Z <sub>1</sub> is divided by Z <sub>2</sub> and the quotient is stored in Wd. (Omit fractional values.)		F13	4	0	0	0	0	3-55
	Division remainder		Z1 is divided by Z2 and the remainder is stored in Wd.		F20	4	_	0	0	0	3-57
	Division (rounding to nearest whole number)		Z1 is divided by Z2 and the quotient is stored in Wd. (rounding to nearest whole number)		F14	4	_	0	0	0	3-58
	Sign invert		The sign (+/-) of Z is inverted and the result is stored in Wd.		F17	3		0	0	0	3-61

<sup>\*</sup>Instruction writing using the block diagram language is supported by F120H, F70S, F120S, F140S, and F150S series.

							🔾 : Avail	/ailable		
Classi- fication	Name	Symbol	Function	-(F)- No. of D05, D10S	No. of steps	F30 F50 F50H	F60	F55 F70 F80H F120H	F70S F120S F140S F150S	See page
	Increment		Wd + 1 is stored in Wd.	F18	2	0	0	0	0	3-62
aration	Decrement	• wd —[-1 ]-wd	Wd - 1 is stored in Wd.	F19	2	0	0	0	0	3-63
rrithmetic ope	Root		The root of Z is obtained and the result is stored in Wd.	F15	3		_	0	0	3-59
Logical operation  Comparison  Arithmetic operation  Logical operation  Logical operation  Logical operation  Logical operation	Absolute value	H⊢[z ABS Wd ] *z —[ABS ]-Wd	The absolute value is obtained and the result is stored in Wd.	F16	3	_		0	0	3-60
	>	- z <sub>1</sub> - [ > ]-( )-  - z <sub>1</sub> - [ > ]-( )-  - z <sub>1</sub> - [ > ]-( )	Z <sub>1</sub> is compared with Z <sub>2</sub> and the following operation is executed depending on the result.	F30	4	0	0	0	0	3-67
	≧	- Z <sub>1</sub> T[>=]( ) z <sub>1</sub> T[>=]( ) z <sub>1</sub> T[>=]( )	When the conditions are satisfied, the output relay is set ON. Otherwise, the output relay remains OFF.	F31	4	0	0	0	0	3-67
	=	- Z1-Z2 ]-( )-  - Z1 - Z1		F32	4	0	0	0	0	3-67
arison	≦	"Z1 T (-) T ( ) T		F33	4	0	0	0	0	3-68
Compe	<	-z <sub>1</sub> -( )- z <sub>2</sub> -( )- z <sub>2</sub> -( )-( )		F34	4	0	0	0	0	3-68
	<b>≠</b>	*Z1 T[*]() Z2 T[*]() Z2 Z2 Z2 T[x]()		F35	4	0	0	0	0	3-67
	File comparison	WS1: First address of comparison data 1 ( ) WS2: First address of comparison data 2 Z: No. of words to be compared N: Conditions > 0 ≥ 1 ≥ 2 ≤ 3 ≤ 4 ≠ 5	Z words having Ws1 and Ws2 as the first addresses, respectively, are compared and the output relay is set ON when the conditions are satisfied.	F36	6	_	-	0	0	3-70
	AND	- I - Z1 AND Z2 Wd - * Z1 - AND - Wd	The AND of Z <sub>1</sub> and Z <sub>2</sub> is obtained and the result is stored in Wd.	F50	4	0	0	0	0	3-72
ration	OR	$ \begin{array}{c c}  & 21 \\  & 21 \\  & 21 \\  & 22 \end{array} $ $ \begin{array}{c c}  & 21 \\  & 21 \\  & 21 \end{array} $ $ \begin{array}{c c}  & 21 \\  & 21 \end{array} $ $ \begin{array}{c c}  & 21 \\  & 21 \end{array} $	The OR of $Z_1$ and $Z_2$ is obtained and the result is stored in Wd.	F51	4	0	0	0	0	3-72
Logical op€	Exclusive OR	- Z1 TEOR Z2 -Wd - Z1 TEOR-Wd Z2 Z1 TEOR-Wd	The exclusive OR of Z1 and Z2 is obtained and the result is stored in Wd.	F52	4	0	0	0	0	3-74
	Invert	- F = 1 = 1 = 1 = 1 = 1 = 1 = 1 = 1 = 1 =	The logic of each bit of Z is inverted (from 0 to 1 or vice versa) and the result is stored in Wd.	F53	4	0	0	0	0	3-74

<sup>\*</sup>Instruction writing using the block diagram language is supported by F120H, F70S, F120S, F140S, and F150S series.

				,	·	(	: Avail	able -	-: Not a	/ailable
Classi- fication	Name	Symbol	Function	-(F)- No. of D05, D10S	No. of steps	F30 F50 F50H	F60	F55 F70 F80H F120H	F70S F120S F140S F150S	See page
	Shift right logical	Ws SRL Wd:Z }  *Ws \[ SRL \] Wd Z \]  *Ws \[ SRL \] Wd Z SRL \]  Z: No. of shifted bits	The contents of Ws are shifted right by Z bits and are stored in Wd.  Ws Ws Wd	F54	4	0	0	0	0	3-75
tion	Shift left logical	*Ws SLL Wd:Z } *Ws T SLL } Wd Z Ws T SLL } Wd Z SLL } Wd Z SLL } Wd	The contents of Ws are shifted left by Z bits and are stored in Wd.	F55	4	0	0	0	0	3-76
Logical operation	Set bit	*Ws TSBIT Wd:Z H  *Ws SBIT Wd Z Ws TSBIT Wd Z SBIT Wd Z SBIT Wd Z SBIT SBIT Wd Z SBIT SBIT Wd	The Zth bit of Ws is set to 1 and is stored in Wd.	F56	4		_	0	0	3-78
	Reset bit	*Ws TRBIT Wd:Z }  *Ws TRBIT Wd Z Vs TRBIT Wd Z Z: No. of shifted bits	The Zth bit of Ws is set to 0 and is stored in Wd.	F57	4	_	_	0	0	3-79
	Test bit	H H Ws TBIT Wd:Z H  *Ws T TBIT H Wd Z Ws T TBIT H Wd Z Z: No. of shifted bits	The Zth bit of Ws is checked; if the data is 1, the output relay is set ON, if 0, it is set OFF.	F58	4	_		0	0	3-80
	Binary /BCD conversion	├	Binary data Z is converted into BCD and the result is stored in Wd.	F70	3	0	0	0	0	3-82
	BCD/ Binary conversion	H	BCD data Z is converted into binary and stored in Wd.	F71	3	0	0	0	0	3-83
	Character string	HH CHARN Wd H	Data which consists of N characters is transferred to the address indicated by Wd.	_	2		_	0	0	3-84
	ASCII/ numeric conversion	HH[WSFIGWd]	Data in the address indicated by Ws is regarded as ASCII codes and is converted to numerical data and the result is stored in Wd.	F79	3		_	0	0	3-85
Conversion	Numeric/ ASCII conversion	├─I ├─[ z ASCII Wd.N ]	Binary data Z is converted to ASCII codes and the result is stored in Wd.	F78	3	_		0	0	3-85
J	Conversion to seconds	├─ ├─ ws sec wd }	Day, hour, minute, and seconds data at Ws is converted to seconds data and the result is stored in Wd.	F81	3	_	.—	0	0	3-86
	Conversion from seconds	├── [ws timwd ]	Seconds data at Ws is converted to day, hour, minute, and seconds data and the result is stored in Wd.	F82	3	_	_	0	0	3-87
	Decode	├── z deco wd } •z{ deco }-wd	The bit position indicated by Z is set to 1 and is stored in Wd.  Z  0 1 2 3 4 5  Wd 0 0 0 0 1 0 0 0	F72	3	0	0	0	0	3-88
	Encode	HH[zENCOWd } •z-{ENCO}-wd	The most significant bit position (where 1 is set) is converted into a BCD number and is stored in Wd.  Wd 3  0 1 2 3 4 5  Z [0][0][0][1][0][0]	F73	3	0	0	0	0	3-89

<sup>\*</sup>Instruction writing using the block diagram language is supported by F120H, F70S, F120S, F140S, and F150S series.

						(	): Avail	able –	-: Not a	vailable
Classi- fication	Name	Symbol	Function	-(F)- No. of D05, D10S	No. of steps	F30 F50 F50H	F60	F55 F70 F80H F120H	F70S F120S F140S F150S	See page
sion	7-segment decode	├-  ├-  z 7SEG Wd } *Z[ 7SEG } Wd	Numerical data Z is converted into data for the 7-segment (a to g) display and is stored in Wd.  Numeric value: 0,1,2,3,4,5,6,7,8,9 ,A,B,C,D,E,F	F74	3		0	0	0	3-91
Conversion	Count ON-bit	├─ ├─[z BCNT Wd] *Z ─[BCNT] Wd	The number of ON-bits "1" in Z is converted into a BCD number and is stored in Wd.  Z 1 1 1 0 1 1 1 0 1 0 0 0 0 0 0 0 0 0 0	F75	3	0	0	0	0	3-92
	SIN		The sine of Z is calculated and the result is stored in Wd.	F90	3	_	_	_	0	3-124
	cos		The cosine of Z is calculated and the result is stored in Wd.	F91	3	_	_	_	0	3-124
c function	TAN	├-	The tangent of Z is calculated and the result is stored in Wd.	F92	3				0	3-124
Trigonometric function	SIN-1	H H Z ASIN Wd }	The arcsine of Z is calculated and the result is stored in Wd.	F93	3	_	_	_	0	3-125
	cos-1	├-  ├-  z ACOS Wd } *z  ACOS } Wd	The arccosine of Z is calculated and the result is stored in Wd.	F94	3	_	_	_	0	3-125
	TAN <sup>-1</sup>	H ⊢[z atan wd] *z –[atan] wd	The arctangent of Z is calculated and the result is stored in Wd.	F95	3	-	_		0	3-125
	Data transfer	HH[z MOV Wd]	Z is transferred to Wd.	F170	3	0	0	0	0	3-95
sfer	Logical transfer	├─├[z LMOV Wd] *z[LMOV]- Wd	Z is transferred to Wd.	F180	3	0	0	0	0	3-97
Transfer	Data block transfer	Z: No. of words	Data in consecutive Z words is transferred.  Ws Wd Z	F171	4	0	0	0	0	3-98
	Logical block transfer	Z: No. of words	Data in consecutive Z words is transferred.  Ws Wd Z	F181	4	0	0	0	0	3-99

<sup>\*</sup>Instruction writing using the block diagram language is supported by F120H, F70S, F120S, F140S, and F150S series.

							🔾 : Avai	lable -	-: Not a	vailable
Classi- fication	Name	Symbol	Function	-(F)- No. of D05, D10S	No. of steps	F30 F50 F50H	F60	F55 F70 F80H F120H	F70S F120S F140S F150S	See page
	Digit transfer		N2-bit data starting at N1th bit of data Z is transferred to the N3th bit and later of Wd register.	F172	5	0	0	0	0	3-100
	High-order digits transfer	[z movu wa ]	Z (16-bit data) is transferred to the 16 high-order bits in the 32-bit data area (Wd). The 16 high-order bits of the 32-bit data can be transferred to the 16-bit data area.	F173	3	1	0	0	0	3-101
	Low-order digits transfer	├┤├-[z MOVL Wd ]	Z (16-bit data) is transferred to the 16 low-order bits in the 32-bit data area (Wd). The 16 low-order bits of the 32-bit data can be transferred to the 16-bit data area.	F174	3		0	0	0	3-101
Transfer	Pattern clear	Z1: Clear pattern Wd: Clear area Z2: Size	Z <sub>2</sub> words of Wd are cleared by the Z <sub>1</sub> pattern.	F175	4	-	_	0	0	3-103
	Search	Z1: Search data Ws: Search area Z2: Size Wd: Detected address	The same data as Z <sub>1</sub> is searched for through the Z <sub>2</sub> words of Ws and the result is output to the relay as follows. Then the detected address is stored in Wd. If present: The output relay is ON. If absent: The output relay is OFF. Detected address: 0 or larger	F176	6	_		0	0	3-104
	Switch		The following transfer is done depending on the switching input state. Switching input ON: Z <sub>1</sub> → Wd Switching input OFF: Z <sub>2</sub> → Wd	F177	5			0	0	3-105
e ssion	Message transmission	H[MSGT,N1,N2,Z,Wd]	Used to transmit data to equipment other than local equipment.	F182	4		_	0	0	3-106
Message transmission	Message reception	HMSGR,N1,N2,Z,Wd]	Used to receive data from equipment other than local equipment	F183	4			0	0	3-107
	Upper limit	*Ws _ + Wd:z }    *Ws +	Sets the upper limit of the Ws value at Z and transfer to Wd.  Wd (Output)†  Z  Ws (Input)	F110	4	_	0	0	0	3-112
Analog	Lower limit	*Ws T J Wd z Wd:z J Wd:	Sets the lower limit of the Ws value at Z and transfer to Wd.  Wd (Output) †  Z  Ws (Input)	F111	4		. 0	0	0	3-113
	Upper and lower limit	*Ws -[	An upper limit (Z <sub>1</sub> ) and a lower limit (Z <sub>2</sub> ) are set for the value of Ws and a value within these limits is transferred to Wd.  Wd (Output) †  Z1  Z2 Ws (Input)	F112	5		_	_	0	3-114

<sup>\*</sup>Instruction writing using the block diagram language is supported by F120H, F70S, F120S, F140S, and F150S series.

						0	: Availab	le —	: Not av	ailable
Classi- fication	Name	Symbol	Function	-(F)- No. of D05, D10S	No. of steps	F30 F50 F50H	F60	F55 F70 F80H F120H	F70S F120S F140S F150S	See page
	Dead band	*Ws - Wd:Z } *Ws - + Wd:Z } *Ws - + Wd Z - Wd Ws - + Wd:Z } Ws Wd:Z } Z: Dead band width	Z  is processed as a dead band width. If Ws >  Z , Ws -  Z  $\rightarrow$ Wd. If Ws < - Z , Ws +  Z  $\rightarrow$ Wd. Otherwise, 0 $\rightarrow$ Wd. Wd (Output) $\uparrow$ $ - Z  /                                 $	F113	4		_		0	3-115
Analog	Bias	*Ws - Wd:Z } *Ws - Wd:Z } *Ws - Wd - Wd - Wd - Z } Z: Bias value	IZ  is processed as a bias value.   If Ws > 0, Ws +  Z  $\rightarrow$ Wd.   If Ws < 0, Ws -  Z  $\rightarrow$ Wd.   If Ws = 0, 0 $\rightarrow$ Wd.   Wd (Output)	F114	4	_			0	3-116
	Filter	├────────────────────────────────────	Ws filtered and the result is output to Wd.	F115	5				0	3-117
An	Differential	"Ws DIF Wd:Z:N }- "Ws	Ws is differentiated and the result is output to Wd.	F116	5				0	3-118
	Integral	├──├──{Ws INT Wd:Z:N } *Ws──{ INT} - Wd Z N Z: Integral time/ΔT N: Analog work area number	Ws is integrated and the result is output to Wd.	F117	5			_	0	3-119
	Sampling hold	H-[B Ws HOLD Wd:N] +B *Ws-[HOLD]-Wd N: Analog work area number	While contact input is ON, Ws is being sampled. Just when contact input is OFF, Ws is held and output to Wd.	F118	5		_		0	3-120
	Multi- percent	$\begin{array}{c} \begin{array}{c} \begin{array}{c} & \\ & \end{array} \\ \begin{array}{c} +Z_1 \\ & \end{array} \\ \begin{array}{c} *Z_1 \\ & \end{array} \\ \begin{array}{c} Z_2 \\ & \end{array} \\ \begin{array}{c} Z_1 \\ & \end{array} \\ \begin{array}{c} -\left[ MLTP \right] \\ & \end{array} \\ \begin{array}{c} Wd \\ & \end{array}$	Z <sub>1</sub> is multiplied by Z <sub>2</sub> , the result is divided by 100, and the quotient is stored. The remainder is not saved.	F119	4			_	0	3-121
	Divide percent		Z1 is multiplied by 100, the result is divided by Z2, and the quotient is stored in Wd. The remainder is not saved.	F120	4	_	_	_	0	3-122

<sup>\*</sup>Instruction writing using the block diagram language is supported by F120H, F70S, F120S, F140S, and F150S series.

. Т	Name:	Combal	Eugation	(F)		500	F00	F	F700	<u>.                                    </u>
i- n	Name	Symbol	Function	-(F)- No. of D05, D10S	No. of steps	F30 F50 F50H	F60	F55 F70 F80H F120H	F70S F120S F140S F150S	See page
	File definition	File N1:N2:N3:X ]  N1: File No. N2: X size N3: Y size X: Data type (BD, SI, DI)	The user file is registered and a file data area is reserved for the file data. The file must be defined before executing a file operation command.	F193	4	0	0	0	0	3-12
	Data table definition	File N1:N2:N3:X	The user file is registered and the initial data is defined. It becomes a read-only file.	F201	4	0	0	0	0	3-14
	Data	[DATA ]	Data is set.	F235	SI:1 DI:2 BD:2	0	0	0	0	3-14
	End of data	DEND }	Declares the end of data.	F202	1	0	0	0	0	3-14
	File clear	HH[FLCL N ]	Resets the contents of file N to zero. FIFO and FILO files are initialized to contain no data.  File N	F194	1	0	0	0	0	3-13
	Selector	├┤├─[N:Z SEL Wd ]	The data of file N whose position is pointed by Z is transferred to Wd.  File N O Wd	F195	3	0	0	0	0	3-13
	Deselector	├── [Z1:DSEL N:Z2 ]	Z1 is transferred to the position in the file N pointed by Z2.  Z1 Z2 O File N	F196	3	. 0	0	0	0	3-13
	File store	├1├-[z ffst n ]	Data of Ws is stored in file N, shifting the previous data in the file one by  Ws  File N	F190	2	_	0	0	0	3-13
	FIFO load	H⊢[N FIFOWd ]	The oldest data stored in file N by the FIFO store (FFST) instructions is transferred to Wd.	F191	2		0	0	0	3-13
	FILO load	H⊢[N FILO Wd ]	The latest data stored in file N by the FIFO store (FFST) instructions is transferred to Wd.  Wd	F192	2		0	0	0	3-13
	File read	H H RFIL N1:Z1:Z2: N2 Wd H N1: File No. Z1: X, Z2: No. of words Wd: Read address	The N2 words pointed by X and Y of the file No. N1 are transferred to the area beginning with first address Wd.	F197	5	_	_	0	0	3-13
	File write	Ws WFIL N1:Z2: Z2:N2 ] N1: File No. Z1: X, Z2: No. of words Ws: Write data address	The N2 words following the first address Ws are transferred to the area pointed by X and Y of file No. N1.	F198	5	_	_	0	0	3-14
	File information	H-{N FINF Wd }	Current file information of file No. N is stored in the storage address Wd.	F199	2	_	_	0	0	3-14

		1			T	ı	1	○ : Avai	1	— : Not a	Τ
lassi- cation	Name	Symbol		Function	-(F)- No. of D05, D10S	No. of steps	F30 F50 F50H	F60	F55 F70 F80H F120H	F70S F120S F140S F150S	See page
	Program entry	PROG N1:N2:N3 N1: Program No. N2: Fixed-cycle time N3: Start time delay	<b>з</b> Н	Declares initiation of program N1.	F230	3	_	_	0	0	3-149
	Program end	H-[PEND	H	Declares the end of program.	F231	1	0	0	0	0	3-149
	FM call	N1: FM No. N2: No. of parameters	거	Function module N1 is called.	F232	2	_		F120H series only	0	3-150
	FM start	FMS N1:N2 N1: FM No. N2: No. of work areas	Н	Declares initiation of function module N1.	F233	2	_		F120H series only	0	3-151
	FM end	<b>I</b> [ <b>гм</b> є	Н	Declares the end of function module.	F234	1	_	_	F120H series only	0	3-151
Program declaration	Skip	H-{SKIP N N: Skip No.	H	All instructions placed between SKIP and SEND instructions are treated as NOP.	F250	1	_	_	0	0	3-155
Program	Skip end	SEND N	Н	·	F251	1		_	0	0	3-155
	Disabled interrupt	}-1{DI Z	ਮ	Interrupt by the task of interrupt level Z is disabled.	F316	2		_	0	0	3-153
	Enabled interrupt	├-I⊢{ει z	Н	Interrupt by the task of interrupt level Z is enabled.	F317	2		_	0	0	3-154
	Jump	├─  ├─  JMP N N: Jump No.	Н	All instructions placed between JUMP and JEND instruction are jumped and not executed.	F253	1	0	0	0	0	3-155
	Jump end	(JEND N	<u></u> 거	Program  JEND 12	F254	1	0	0	0	0	3-155
	Loop	N: LOOP N:Z N: Loop No. Z: Repeat count	H	Both conditional and unconditional loop are possible.	F210	2			0	0	3-156
	Continue	[cont n	<u></u>		F211	1			0	0	3-156

## Index register control, Page


							🔾 : Ava	ilable	— : Not a	vailable
Classi- fication	Name	Symbol	Function	-(F)- No. of D05, D10S	No. of steps	F30 F50 F50H	F60	F55 F70 F80H F120H	F70S F120S F140S F150S	See page
	Push	R: Index register	The index register pointed to by R is saved.	F310	1			F120H series only	0	3-157
lo:	Рор	POP R  R: Index register  i.j,k,l,m	The index register pointed by R is restored.	F311	1			F120H series only	0	3-157
Index register control	Load effective address	R: Index register Ws: i,j,k,l,m An operand by word or bit address is possible.	The execution address pointed to by operand Ws is stored in the index register.	F312	2	_		F120H series only	0	3-160
	Index register addition	R: Index register	R + Z → R	F313	2	_	_	F120H series only	0	3-163
	Index register subtraction	R: Index register	R-Z → R	F314	2	_	_	F120H series only	0	3-163
Page	Page	Page N N: 1 to 9999		F325	2	0	0	0	0	3-167
9rs	Pass		Indicates the pass of program.	_	1	0	0	0	0	_
Others	Blank		Indicates the blank of program.		1	0	0	0	0	

### 3-2 Rules on Programming

### 3-2-1 Rules on programming using ladder diagram


### 1. Units of circuit

A circuit comprises a group of contacts and coils.



### 2. No. of contacts and coils in a circuit


Maximum No. of contacts and coils which can be drawn in a circuit is as follows.



\*Within 8 lines for a program loader other than LITE


#### 3. Returning of circuit

When drawing over 11 contacts in a line, programming can be carried out as follows.




### 4. Timer and counter

When using a timer or counter, the number of contacts per line must not exceed 9.




#### 5. Crossing

Connecting lines can be drawn so that they cross each other as shown in the diagram below.



#### 6. Sneak-circuit

Since the current flows only from left to right across the contact, the current does not flow as indicated by the dotted line in the diagram below.




#### 7. Execution operation in a ladder diagram

In the ladder diagram, the execution operation is carried out consecutively from the first ladder circuit. The execution operation in a circuit is carried out in a parallel operation as in the circuit with a magnetic control relay. However, a serial operation is carried out between Nos. "n" and "n+1" circuits.

### 8. Interlock

The execution operation in a circuit is carried out in a parallel operation. Therefore, in an interlock circuit as shown in the diagram below, when PBS's for Forward and Reverse are pushed simultaneously within one program scan time, the output synchronizes with the program scan and ON/OFF operations are repeated. In this case, to ensure interlock, it is necessary for the circuit to be divided into two, or for a NC contact to be inserted as shown in the diagram below.



### 3-2-2 Calculating No. of steps

The number of program steps can be calculated as the total number of steps for all instructions.

1. The ladder diagram is expressed with a combination of symbols shown in the table below. A symbol stands for a step for the user program.

### Notes on calculation


	NO contact *1	NC contact	Invert	Pass *1	Blank *1	Coil *2
Basic instruction		-dF	-,	×N	×N	<del>-( )- </del>
Vertical connection				×N	×N	
Crossing		-41->-		×N	×N	
Column end	—  — END	END	END	×N END	 ×N END	—( )—  END

Note:


- \*1 In case same symbols continue longitudinally, they are described by an instruction.

  x N in the table denotes No. of lines or No. of columns.
- \*2 Coil symbols include:


### Example 1



### Example 2



#### 2. Data instructions




See Section 3-1 for the number of steps for the data instructions.


### ONE-POINT ADVICE Reducing number of program steps

### Relay sequences and steps

The number of steps used by user's programs differs depending on symbol positions even on sequence diagrams that function identically.



Program								
Step	Command	Step	Command					
0	B1 ⊣⊢	6	B9 ⊢⊢ END					
1	B5 ⊣⊢	7	B3 ⊣⊢					
2	B8 ⊣⊢	8	B7 ⊢⊢END					
3	BA ⊢⊢ END	9	B4 ⊢⊢END					
4	B2 ⊣⊢	10	B20 -( )-					
5	B6							





21 steps

11 steps

### Key points for reducing No. of program steps

- · Collect contact symbols at the left-hand side.
- Decrease No. of lines for contacts along with shift to the right-hand side.






INCORRECT

### Program

Step	Command	Step	Command
0	•—• END	11	B2 ⊣⊢
1	•—• END	12	B6 - ⊢
2	•—• END	13	B9 ⊣⊢
3	•—• END	14	END
4	•—• END	15	B1 ⊣⊢
5	•—• END	16	B5 ⊣⊢
6	B4 ⊣⊢	17	B8 ⊣⊢
7	END	18	BA ⊣⊢ END
8	B3 ⊣⊢	19	Blank END
9	B7  - -	20	B20 -( )H
10	END		

• Arrange the output coil on the upper side.

**CORRECT** 




### 3-2-3 Considerations in programming

The F80H, F120H, F70S, F120S, F140S and F150S series processors have a mode selection key switch on their front. The program loader LITE and the program loader software can be operated in either whole programming mode or local programming mode. When the program

loader is in whole programming mode, programs cannot be written or modified during processor operation. When it is in the local programming mode, programs can be written or modified during processor operation. Select a mode according to the purpose.

#### 1. Mode selection key switch



Legend	Mode	Function
RUN	Operation mode	<ul> <li>Mode in which the processor is in operation</li> <li>The processor does not accept a stop command or program write from the program loader.</li> </ul>
TERM	Terminal mode	The processor accepts an operation or stop command or program write from the program loader.
STOP	Stop mode	<ul> <li>Mode in which the processor is in the stopped state</li> <li>The processor does not accept a start command or program write from the program loader.</li> </ul>
TEST	Test mode	Mode used for debugging     Various kind of operations can be performed from the program loader.

# 2. Modes for online programming (direct write to or modification in processor)

Whether a program can be written or modified or monitoring can be performed depends on the combination of the mode set by the processor key

① Programming (O: possible)

	Program loader	Programming mode			
Processor		Whole	Local		
Mode set by	RUN	_			
key switch	TERM	0	0*		
	STOP		_		
	TEST	0	O*		
Processor state	:	Stop or stop	Operation		

To store a program when the processor is in operation, press the ENT key twice.

switch and the programming mode of the LITE or program loader software. The possible combinations are shown below.

### ② Monitoring (O: possible)

	Program loader	Programming mode		
Processor		Whole	Local	
Mode set by	RUN	0	0	
key switch	TERM	0	0	
	STOP	0	0	
	TEST	0	0	
Processor sta	te	Operation or stop		

### 3-3 Sequence instructions

### 3-3-1 Contact and coil

1. NO contact  $( \rightarrow \vdash \vdash )$ , NC contact  $( \rightarrow \vdash \vdash )$ , Coil( -( )-|)

Processor (: : Applicable)	Program loader
F30 F50H F55 F60 F70 F80H F120H F70S F120S F140S F150S	DOS DIOS D20 LITE Soft- ware


NO contact, NC contact, Coil	Description	Example	
NO Contact NC contact Coil  NO contact, NC contact and output coil are indicated. Combination of a symbol, identifier, and address works as a contact or coil.  Any numbers of contact that have the same address can be specified.	Restrictions on one circuit     Direction of columns: 10 contacts + 1 coil     Direction of lines: 24 lines (8 lines for F30, F50, F50H, F60, D05, D10S, D20)     When the return instruction is used in a circuit, the restriction in ① do not apply.	Contact address    B0000   B0001	M0000 B0010
	NO Contact NC contact Coil  NO contact, NC contact and output coil are indicated. Combination of a symbol, identifier, and address works as a contact or coil.  Any numbers of contact that have the same address can be	<ul> <li>NO Contact NC contact Coil</li> <li>NO contact, NC contact and output coil are indicated. Combination of a symbol, identifier, and address works as a contact or coil.</li> <li>Any numbers of contact that have the same address can be</li> <li>Direction of columns: 10 contacts + 1 coil</li> <li>Direction of columns: 10 contacts + 1 coil&lt;</li></ul>	<ul> <li>NO Contact NC contact Coil</li> <li>NO contact, NC contact and output coil are indicated. Combination of a symbol, identifier, and address works as a contact or coil.</li> <li>Any numbers of contact that have the same address can be</li> <li>Direction of columns: 10 contacts + 1 coil</li> <li>Direction of columns: 10 contact address</li> <li>NO contact, NC contact and output coil are indicated. (8 lines for F30, F50H, F60, D05, D10S, D20)</li> <li>When the return instruction is used in a circuit, the restriction in</li> <li>1) do not apply.</li> </ul>

#### Effective identifier

	В	М	К	D	F	Α	S	Т	С	L	i	j	k	$\ell$	m	Р	Q	ln	fluen	ce flaç	]
—————————————————————————————————————	0	0	0	0	0	0	0	0	0	<b>o</b> **	0	0	0	0	0	0	0	S	z	E	0
$\rightarrow$	0*	0	0	_		0		_	_	<b>*</b>	0	0	0	_	_	0	0		_	†	

### Notes on programming

Note on duplicated coil



When a duplicated coil (more than one coil instructions for one and the same address) is programmed as shown on the left, the operation is as shown below.

B0000	B0001	M0000
ON	ON	ON
ON	OFF	OFF
OFF	ON	ON
OFF	OFF	OFF

A duplicated coil should be avoided though it may not cause a program error.

### Merit of coil instruction

In MICREX-F series, the coil instruction can be used without using the conditional contact. Writing coil


instruction which is always ON helps making a program simpler and reducing the program steps.



Conditional contact is not required if the circuit is always in execution.

B is not usable for input address. When using P or PE-link, L is also an effective identifier.

### 2. Returning ( → N N → )




Instruction	Returning	Description	Example
Symbol	→ N N → Return Return origin destination (N: 0 to 9) (N: 0 to 23 for F55, F70, F80H, F120H, F70S, F120S, F140S, F150S	The return origin and destination having the same number are connected. The use count of the return destination number is not restricted.	M1 M2 M3 M4 M5 M6 M7 M8 M9 M10    M1 M12 M3 M4 M5 M6 M7 M8 M9 M10    M1 M12 M3 M3 M4 M5 M6 M7 M8 M9 M10    M1 M12 M3 M4 M5 M6 M7 M8 M9 M10    More than ten contacts are connected in series.
Function	This instruction transfers the conductive or nonconductive status of a circuit to the next circuit. PC operates on the assumption that the return origin and return destination having the same number are connected.  (Example)  The above circuits operate as the following circuit.	<ul> <li>② Return numbers remain valid on different pages.</li> <li>③ A return number can be used repeatedly any number of times. If the number reaches 9, subsequent numbers from 0 are used.</li> <li>④ The returning instruction can also be used as a condition signal for a data instruction.</li> </ul>	4 — H — ( ) — Common interlock  4 — H — ( ) — (

### Note on programming


The returning instruction can be used for skipping circuits or repeating the same return No. only (see the line diagram on the left below). However, it is

recommended to use the circuit shown on the right side as much as possible from the viewpoint of creating a more understandable program.

### Example of skipping circuits



### Example of repeating the same No.



3. Set (—	(s)— ), F	leset	<b>(</b> (F	R)——  <b>)</b>				F30	F50 F50H	F55		essor ( <b>70</b> F80					150S DI			loadei	
Instruction	Set, Re						Descri	iption				Exam	ple								
Symbol	1	S)——	- -	–(R)- Rese	 et		mi the re:	ust be e set co set co ny nur	coil ar oil as a mbers	dress gned t nd the pair. s of se	t	B	0000 0001	rcuit 1	K000 K000 K000 K000	1	B000 → ⊢ B000 → ⊢	- <u>-</u>			
Function							th ad sp	at hav	ve the s can l ed in t	same oe		B Set Wh	0002 	th the	K000 R K000 S Rese	2 )— 2 )— et inpu	nd th	)-1		ut are	
Effective ic			<b>V</b>		_	Δ	s	Т	С	1 ,		T ;	k	l e	m	Р	Ω	In	fluen	ce flac	1
(S)	B O*	М О	<b>к</b>	D -	F —	A 0	-	-	-	ď*	0	0	0	_	-	0	9 0	s	Z	E	0

0

-(R)-

0\*

0

0


<sup>\*</sup> B is not usable for input address.
\*\* When using P or PE-link, L is also an effective identifier.


# ONE-POINT ADVICE Countermeasures in case of power failure

# Difference between area B and area K and the set and reset operations for these areas

1. Difference between I/O relay (B) and keep relay (K) Because the following sequences both incorporate a self-hold circuit, they provide the same operation. However, if power failure occurred while the output

was ON, these circuits have different output states when power is restored.







# Difference between I/O relay (B) and keep relay (K) in operations using set and reset instructions

Because the set and reset instructions incorporate a self-hold function, the output state that is set ON is retained until "OFF" signal is given.

Note that the I/O relay (B) area and keep relay (K) area differ in operation when power is recovered.





Because a reset circuit is placed after the set circuit in the program, both K0 and B20 are reset.

4. Rising edge differential ( -( + );), Falling edge differential ( -( + );)

Processor ( :: Applicable)	Program loader
F30 F50H F55 F60 F70 F80H F129H F70S F120S F140S F180S	D05 D10S D20 LITE Soft- ware


Falling e	edge differential ( –( + ) <sub> </sub> )	F30 F50H F55 F60 F70 F80H F	7284 F70S F170S F190S DUS DRS DZ0 LITE Ware
Instruction	Rising edge differential F1, F2 Falling edge differential	Description	Example
Symbol	—(+)—(+)—	Rising edge differential  Input  Signal  On One scan	B0000 D0001 (†) B0001 D0001
Function .	When the preceding value of the differential relay is OFF, the rising edge differential relay is set ON for one scan at the rising edge of the input signal.  When the preceding value of the differential relay is ON, the falling edge differential relay is set ON for one scan at the falling edge of the input signal.	The preceding value of differential relay is OFF  ② Falling edge differential Input Signal ON One scan The preceding value of differential relay is ON.	B0000

Effective identifier

	В	М	К	D	F	Α	S	Т	С	L	i	j	k	l	m	Р	Q	ln	fluen	ce flaç	9
<del>(+)</del>	_	_		0	_	_	_	_	_	_	0	0	0	_	_	0	_	S	Z	E	0
( † )		_	_	0	_	_		_	_	_	0	0	0	_	_	0	_	1	-	1	_

# ONE-POINT ADVICE Notes on power recovery


# Rising edge differential and falling edge differential




These relays detect the rising or falling edges of input signals and are set ON for only one scan after the current program step is executed. In this way, they are used as rising edge differential relays (-(+)) or falling edge differential relays (-(+)).

#### Notes on use

- A rising edge differential relay is set ON only for one scan from the rising edge of an input signal when the preceding value, which is stored at the address corresponding to the preceding differential relay value area (W26), is OFF.
- A falling edge differential relay is set ON for only one scan from the falling edge of an input signal when the preceding value, which is stored at the address corresponding to the preceding differential relay value area (W26), is ON.







- 3. A differential relay stores the differential input value set during the preceding scan. Therefore, the differential relay compares the preceding value with the current input signal when a differential instruction is executed and is set ON for one scan if the comparison result does not match. The preceding value is updated immediately after the differential relay is set ON. Consequently, the differential relay cannot be set ON for more than two continuous scans.
- 4. Because a differential relay area is volatile, its contents are cleared when power is turned OFF. However, the preceding value area is nonvolatile. If power failure occurs while the input signal is ON (i.e., external input of B0000 is ON) and power is recovered while the input signal is OFF, a falling edge differential relay is set ON for the first scan.

If this causes a problem in operation, the processing program described on the following page must be added.

#### For rising edge differential



#### For falling edge differential




# ONE-POINT ADVICE Notes on power recovery

# Rising edge differential and falling edge differential (continued)



When designing a program, separate the areas for rising differential relays from the areas for falling differential relays in units of words. The place the


following program (for initialization of differential) ahead of the program to be designed. In this way, the relays can be initialized.




When the above initialization program is incorporated, differential relays do not operate even

if the input signal changes during power failure as shown in the following figure.


For rising edge differential





For falling edge differential



When differential relays are incorporated in a jump routine, the applicable timing chart is as follows.








#### Advice on programming

By using an invert instruction, the number of lines in the circuit can be reduced.



#### Program loader Processor ( Applicable) F30 F50 F56 F60 F70 F80H F120H F70S F120S F140S F150S D05 D10S D20 LITE Soft 6. Master control, set (MCS), reset (MCR) Mater control, set (MCS), reset (MCR) Instruction Description Example Symbol MCS, MCR ( MCS )-( MCS )-( MCS )— ( MCS )→ − √ MCR )— (MCS) Function When a program part is bound 1 The number of MCS between MCS and MCR, the part is (the number of ( MCR ) interlocked as a whole. nesting) is not Note: Do not make a circuit in parallel restricted. Placing with MCS or MCR. only a single MCR The following circuits are equivalent instruction resets all to the above circuits. of the master control instructions regardless of the number of MCS. Reset circuits of counters are also interlocked. (They ( MCS )are not reset unless the MCS is ON.) MCR does not require a conditional contact.

# Effective identifier


	В	М	Κ	D	F	Α	s	T	С	L	i	j	k	$\ell$	m	Р	α	ln	fluen	ce flaç	9
L	0					0	)		0	*			)					S	Z	E	0
11													0					_	_	t	_

<sup>\*</sup>When using P or PE-link, L is also an effective identifier.

#### Note on programming


In a program containing an interrupt program, when interrupt is activated during execution of the program part between the MCS instruction and the MCR instruction, the condition of the master control (MCS)


instruction ON or OFF) is transferred to the interrupt program. Thus, if the MCS instruction is OFF, the interrupt program is not executed.



#### Countermeasure

The MCR instruction is placed at the leading position of the interrupt program (immediately after the Program Entry instruction (page 3-149)), so that the interrupt program will be executed regardless of the master control condition.





B is not usable for input address.

<sup>\*\*</sup> When using P or PE-link, L is also an effective identifier.

# 3-3-3 Step control ( -(sc )-1)

Processor (: Applicable)	Program loader
F30 F50H F65 F60 F70 F80H F120H F70S F120S F180S F150S	006 D105 D20 LITE Soft-ware

Instruction	Step control	Description	Example
Symbol	S (SC)	① Up to 100 group (from 00 to 99) control sequences can be programmed. Each control program can have up to 100 (from 00 to 99) program steps.  S00.00 to S99.99	B0001   S00.01   S00.01   S00.01   S00.02   S00.02   S00.03   S00.03   S00.00   S0
Function	sequence control, having up to 100 steps, can be configured. • Four characteristics of the stepping control relay: Self-hold function Interlock function Power-off step retentive function Subsequence priority	Step No. Sequence group No.  The effective program step numbers of the control sequences are stored in the corresponding areas of the SC table.  SC table area	* "0" step shown in the above diagram is equivalent to "CLEAR" instruction of sequence control. No other specific "CLEAR" instruction is provided.  This step control circuit is designated so that the coil last turned on operates.
		S00 S01	No. B0001 B0002 B0003 B0000 S00.01 S00.02 S00.03 S00.00
			1 ON OFF OFF OFF O
		S50 03 00 to 99	2 ON ON OFF OFF O
		S98	3 ON ON ON OFF O
		1 byte (8 bits)	O: Indicates the step position.


# Effective identifier

	В	М	К	D	F	Α	s	Т	С	L	i	j	k	l	m	Р	Q	in	fluen	ce flaç	<del></del>
<u> </u>	0	0	0	0	0	0	0	0	Ó	0	0	0	0	0	0	0	0	s	Z	E	0
_(sc)-	-	-	ļ	_	_	1	0	-	_		_	1	_	_	_	_	-	_	-	_	_

# Four characteristics of the stepping control relay Characteristic 1/Self-hold function:

Each SC coil has a built-in self-hold function.

· Conceptual drawing



#### Characteristic 3/Power-OFF step retentive function:


Since the S-area memory is nonvolatile, its contents are retained during a power-OFF state.

Accordingly, it is necessary to add the following circuit


#### Characteristic 2/Interlock function:

Each SC coil is interlocked.


Conceptual drawing



if operations are always to be started from a specified starting position.



· Conceptual drawing




# Characteristic 4/Subsequence priority:

Only one SC coil will be set ON, even if more than one entry appears with respect to the same word number. This fact has already been proved with regard to

characteristic 2, in which case later programming steps are given higher priorities when they are output.

· Conceptual drawing



# ONE-POINT ADVICE "The fastest is the winner" circuit

# An example of using SC is shown below.


# 1. Instruction SC


#### 2. Operation

There are four problem solvers. A person reads out the problem, and the solvers press a button switch. An output is provided only from the


person who presses the button fastest. The next problem starts when the person who reads out the problems pushes the reset button.

## 3. System diagram






#### 4. Program



## Example of monitoring with loader LITE



## 3-3-4 Timers


#### 1. Timer processing

- The following five types of timers having different functions are provided. (F30, F50, and F50H are provided with on-delay timer.)
  - (1) On-delay timer (time base: 0.01s or 0.1s) (F30, F50, and F50H series are provided with 0.01s timer only.)

#### ■ Timer operation

Timer operation is explained according to the following sequence diagram.

(1) In the program shown on the left, a set value of 800 is stored at set value data address TS000 \*at the time of start-up.




#### Timer-related memory

Output bit address (T)	Set value data address (TS)	Current value data address (TR)
T000	TS000	TR000

- One of the following two methods can be used to set timers.
  - A numeric value is directly specified as an instruction operand and is used as the set value. (Program preset)

(2) A transfer instruction is used to set a value in the set value area. (Preset by data)



If an erroneous value is set, the timer instruction must be deleted and a new timer instruction must be written.

- (2) Off-delay timer (time base: 0.01s)
- (3) Integrating timer (time base: 0.01s)
- (4) Monostable timer (time base: 0.01s)
- (5) Monostable timer (retriggable) (time base: 0.01s)

# (2) The current value data at address TR000 is incremented \*\*by the value of the time base according to the start contact.

- (3) When the current value becomes equal to or greater than the set value, output bit address T000 is set ON.
  - \*at the time of start-up
  - Power-ON
  - · When program block is changed over
  - When program and system definition is changed
  - · When program operation is started
  - \*\*by the value of the time base
    If a timer instruction is jumped over by LOOP,
    JUMP, SKIP, or FM instructions within one scan,
    or such instructions are executed repeatedly,
    accurate increment is not possible.


The long-time on-delay timer can be set only by using method 1).


Notes on timer specifications
 Timer functions are specified by using instructions.
 Timer numbers must not be double-assigned in the specifications.

#### Key points

- When there is no set value, the preceding preset value is retained.
- If power is turned OFF after a value has been set, the timer count returns to the set value.
- A program without a set value can be checked by using the program loader in the write mode.

## Examples of erroneous specifications with double-assigned timer numbers





Even timers with different functions must not have the same address.

If an erroneous specification is made as shown above, correct the timer addresses and restart the processor, the alarm lamps and contacts will be set OFF.

											Proce	ssor	(	: Appl	icable	<b>)</b>	-	Pro	gram	loader	. [
2. On-dela	y timer	(TON	I)					F30	F50 F50H	F55 I	60 F7	0 F8	OH F1201	F70S	F120S	F140S F	150S D	05 010	)S D20	ште	Soft- ware
Instruction	On-del	ay tim	er	-			Des	scripti	ion				Examp	ole							
Symbol	Inpu signa 	əl 	7	N□□	□□} etting	- time	1 2	0.1s. below The t is 0 t	imer : o 799	etails, settin 99999	see g rang	je	B00	000		T0000		500 B00	$\vdash$	Set v	value:
Function						nes ed 0		.1s	7,999 1 t signa	999,99 13,333 223 9,29 9,999,5 33,336 2,220 92.5	3min 2hours 5days 9s 9min 9hours 5days up to	9	100	<u></u>				B00	")		
Effective id	dentifier					,			·												
	В	М	K	D	F	Α	S	Т	С	L	i	j	k	e	m	Р	Q	In	fluen	ce flaç	,
<del></del>	. 0	0	0	0	0	0	0	0	0	0*	0	0	0	0	0	0	0	s -	Z _	E	<u> </u>

#### \*When using P or PE-link, L is also an effective identifier.

## Time base and timer address for each MICREX-F series

Series	Time base	Address range	No. of addresses	Remarks
F30, F50, F50H	0.01s	T0 to T127	128	0.1s timer is cannot be used.
F55, F60, F70, F80H, F120H	0.01s	T0 to T255	256	*1)
	0.1s	T511 to T767	256	
F70S, F120S, F140S, F150S	0.01s	T0 to T511	512	*1)
	0.1s	T512 to T999	488	

<sup>\*1)</sup> Because other timer instructions use the same address range, duplicate-use of one address should be avoided.

## Note on programming

Make sure to write the timer instruction in a location where it will be executed at each scan. If the processing is not executed due to the jump instruction or if the timer instruction is used in the interrupt program or function module (FM), the timer cannot count correctly.

# ONE-POINT ADVICE Blinker circuit



# An example of using TON is shown below.


1. Instruction

TON

2. Operation


Two timers are used to provide a blinking output.

3. System diagram




Output capsule at address WB0003


· Time chart



4. Program



Example with one timer



· Time chart

										· · ·										gram		
3. Off-dela	y tir	ner (	TOF	)					F30	F50 F50H	F55 F	60 F	70 F80	H F1201	(F70S	F120S	F1405 F	150S DO	05 010	S D20	LITE	ware
Instruction	Off-	delay	time	r					Descr	iption					Exam	ple						
Symbol	In	put si		T□□I [/1 er add	rof 🗀	□□□ Settin	•		② TI ra x	he tim he tim ange is 0.01s. 99,99	er set s 0 to	ting 79999 nin			0000 		Τ00 ——[	00 TOF	500 B001	)—	Set 5s	value:
Function	After the input signal is set OFF, the timer starts counting. When it reaches the setting time, the output signal is set OFF.										9.25 c he tim .01s or	er bas										
		nput s				Ser	tting ti	me	u	he inp p to 9 e set i	conta	icts ca										
Effective i	dent	ifier																				
		В	М	Κ	D	F	Α	s	T	С	L	i	j	k	l	m	Р	Q	In	fluen		9
<u> </u>	- [	0	0	0	0	0	0	0	0	0	o*	0	0	0	0	0	0	0	S -		E —	0

<sup>\*</sup> When using P or PE-link, L is also an effective identifier.


# Timer address for each MICREX-F series

Series	Address range	No. of addresses	Remarks
F55, F60, F70, F80H, F120H	T0 to T255	256	<ul><li>0.1s timer cannot be used.</li><li>Because other timer instructions use the</li></ul>
F70S, F120S, F140S, F150S	T0 to T511	512	same address range, duplicate-use of one address should be avoided.


# ONE-POINT ADVICE Controlling conveyors

# An example of using TON and TOF is shown below.


- 1. Instruction TON, TOF
- 2. Operation Start (A  $\rightarrow$  B  $\rightarrow$  C) and stop (C  $\rightarrow$  B  $\rightarrow$  A) of several related conveyors in proper sequence.
- 3. System diagram



#### · Time chart



# 4. Program



#### Processor ( :: Applicable) Program loader F30 F50 F55 F60 F70 F60H F120H F70S F120S F140S F150S D05 D10S D20 LITE Soft-ware 4. Integrating timer (TMR) Description Example Instruction Integrating timer Symbol 1 The time base is Time signal 0.01s. B0000 T0000 The timer setting Set value: 10s 1000 TMR R range is 0 to 79999999 x 0.01s. B0001 ΤMR Reset signal T0000 B0010 799,999.99 s 13,333 min 222 hours ① The time signal is used to count **Function** 9.25 days the integrated time of input. The output signal is issued when a Note: The time base is time-up occurs. 0.01s only. The time signal can be divided as shown below. 3 The input signals for up to 9 contacts can Reset signal be set in series. Time signal 2s Output signal Effective identifier Р Q Influence flag В М Κ D F Α s Т С L i k $\ell$ m Z E 0 S 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

#### Timer address for each MICREX-F series

Series	Address range	No. of addresses	Remarks
F55, F60, F70, F80H, F120H	T0 to T255	256	<ul><li>0.1s timer cannot be used.</li><li>Because other timer instructions use the</li></ul>
F70S, F120S, F140S, F150S	T0 to T511	512	same address range, duplicate-use of one address should be avoided.

<sup>\*</sup> When using P or PE-link, L is also an effective identifier.

# ONE-POINT ADVICE Alarm circuit for tool life




# 1. Instruction TMR

#### 2. Operation


Tool usage time at a machining center etc. is calculated, and an alarm for tool exchange is output.

# 3. System diagram



Address	Usage
B0000	Drill descent detection
B0001	Drill exchange completion
B0030	Tool life alarm
T0000	Tool life setting timer

#### 4. Program



Remark: Integrating timer retains the previous value even at power failure, so PC doesn't incur any problem in case of nighttime power failure.

#### Processor ( :: Applicable) Program loader F60 F70 F80H F120H F70S F120S F140S F150S D05 D10S D20 LITE SOft-5. Monostable timer (MON) Description Example Instruction Monostable timer Symbol 1) The time base is T0000 0.01s. B0000 Timer address Set value: 10s -[MON 1000 Input signal T The timer setting Setting time B0010 T0000 range is 0 to 79999999 -{момобою }--x 0.01s 799,999.99 s 13,333 min 222 hours 1) The timer starts counting when **Function** 9.25 days the first input signal is set and continues output until the setting Note: The time base is time is reached. Ignored 0.01s only 2 Even if the input signal continues, Timer start the output signal is set OFF when 3 Timer address is as B0000 the setting time is reached. 10s follows: 0000 to 0511 T0000 The input signals for Setting time up to 9 contacts can Input signal \_П B0010 be set in series. Output signal Effective identifier В K D F S T C Ρ Q Influence flag М Α L k m s Z Ε 0 0\* 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

# Timer address for each MICREX-F series

Series	Address range	No. of addresses	Remarks
F55, F60, F70, F80H, F120H	T0 to T255	256	<ul><li>0.1s timer cannot be used.</li><li>Because other timer instructions use the</li></ul>
F70S, F120S, F140S, F150S	T0 to T511	512	same address range, duplicate-use of one address should be avoided.

<sup>\*</sup> When using P or PE-link, L is also an effective identifier.

# ONE-POINT ADVICE Chattering prevention circuit






MON: Monostable timer

2. Operation


Prevents chattering of passing signal (limit switch) of object moving at non-fixed speed, so as to provide a stable signal.

## 3. System diagram



Address	Usage
B0000	Position detection limit switch
M0020	Constant time output relay
T000	Chattering prevention timer

# 4. Program



 Even if B0000 produces chattering after it is instantaneously turned ON, M0020 is held for 0.2 second.

								Processor				essor (	(					Program loader			
6. Monosta	ble tim	er (R	etrig	gable	e) (MI	R)		F30	F50 F50H	F55 f	60 F	70 F80	H F120+	F70S	F126S	F140S F	158\$ DO	)5 <b>D</b> 10	s 020	LITE	Soft- ware
Instruction	Mono	stable	le timer			Description			Example												
Symbol	Timer address Input signal TOOO Setting time  MR DOOO ]				T Setting time				The tir 0.01s. The tir range x 0.01s	ner se is 0 to	etting	9999		B000	00		T0000		1000 B001		
Function	ris co tir ② If	sing eartinu ne is lanoth anoth auntin restar	dge o es ou reach er inp g is b	f last i tput u ed. out sig	counting at the st input signal and t until the setting signal is set while g done, the timer			x 0.01s  799,999.99 s 13,333 min 222 hours 9.25 days  Note: The time base is 0.01s only				Timer restart  Timer Timer start start  B0000									
Effective id	entifier																				
	В	М	Κ	D	F	Α	s	Т	С	L	i	j	k	l	m	Р	α	In	fluen	e flag	
<del></del>	0	0	0	0	0	0	0	0	0	0*	0	0	0	0	0	0	0	S _		E _	0

\* When using P or PE-link, L is also an effective identifier.

Series	Address range	No. of addresses	Remarks				
F55, F60, F70, F80H, F120H	T0 to T255	256	<ul><li>0.1s timer cannot be used.</li><li>Because other timer instructions use the</li></ul>				
F70S, F120S, F140S, F150S	T0 to T511	512	same address range, duplicate-use of one address should be avoided.				

Timer address for each MICREX-F series

# ONE-POINT ADVICE Conveyor fault detection circuit

# An example of using MR is shown below.





MR: Monostable timer (retriggable)

2. Operation


Fault of conveying equipment is detected according to products flowing at a constant time.

3. System diagram





# 4. Program



- If next product doesn't flow within 20 seconds, time-up is reached and M100 is turned OFF.
- Normal when ON

## 3-3-5 Counters


#### 1. Counter processing

The following four types of counters having different functions are provided.

- (1) Counter (Up counter)
- (2) Down counter

#### **■** Counter operations

Counter operations are explained according to the following sequence diagram.



#### Counter-related memory


Output bit address (C)	Set value address (CS)	Current value data address (CR)
C0000	CS000	CR000

# (3) Up/down counter

- (4) Ring counter
- (1) In the program on the left, a set value of 300 is stored at set value data address CS000 \*at the time of startup.
- (2) Data at current value data address CR000 is incremented by count pulses.
- (3) Output bit address C0000 is set ON when the counter current value becomes equal to or greater than the set value.
- (4) When the reset signal is set, current value data address CR000 is set to 0 and output bit address C0000 is set OFF.
  - \*at the time of startup
  - Power-ON
  - · When program block is changed over
  - · When program and system definition is changed
  - · When program operation is started

## One of the following two methods can be used for setting.


(1) A numeric value is directly specified by an instruction operand as the set value.



(2) A transfer instruction is used to set a value in the set value area.

## Key points

- If there is no set value, the preceding preset value is retained.
- 2. If power is turned OFF while a value is being set, the counter current value is returned to the set value.
- 3. A program without a set value can be checked by using the program loader in the write mode.




No set value ("0" must not be set.)


If an erroneous value has been set, the counter instruction must be deleted and a new counter instruction must be written.

# ■ Notes on counter specifications

Counter types are specified by using instructions. Counter numbers must not be double-assigned in the specifications.

# Examples of erroneous specifications with double-assigned counter numbers.





## Timer address for each MICREX-F series

Series	Address range	No. of addresses	Remarks			
F30, F50, F50H	C0 to C31	32	Because other counter instructions use the same address range, be careful to avoid			
F60	C0 to C127	128				
F55, F70, F80H, F120H	C0 to C255	256	double-assigning an address.			
F70S, F120S, F140S, F150S	C0 to C511	512				

#### Program loader Processor ( :: Applicable) F30 F50 F55 F60 F70 F80H F120H F70S F120S F160S F156S DOS DIOS DZO LITE Soft-3. Down counter (CD) Description Example Instruction Down counter Symbol 1) The counter setting Setting value range is 0 to C000 B0000 Count pulse C 🗆 79999999. 100 Count-down opera-CD B0001 tion is carried out CD COCOC Reset signal until count value B0010 C0000 reaches 0. The reset signal must be given to reset the Function 1) The count value is decremented count value at the by one at the rising edge of the beginning of this count pulse. circuit. The output signal is set when the Count pulse B0000 current value reaches 0. 2 3 99 100 Counter output Reset signal \_\_\_\_ C0000 Count pulse Reset B0001 Count value Output signal Effective identifier Р Q Influence flag S Т C L $\ell$ m ĸ D F Α В М Е 0 S Z 0\* 0 0 0 0 0 0 0 0 0 0 0 $\circ$ 0 0 0 0

## Timer address for each MICREX-F series

Series	Address range	No. of addresses	Remarks
F60	C0 to C127	128	Because other counter instructions use the
F55, F70, F80H, F120H	C0 to C255	256	same address range, be careful to avoid
F70S, F120S, F140S, F150S	C0 to C511	512	double-assigning an address.

<sup>\*</sup> When using P or PE-link, L is also an effective identifier.

Ρ

0

Q

0

S

Influence flag

0

ZE

#### Processor ( : applicable) Program loader F30 F50 F50H F60 F80 F80H F81 F100 F120 F120H F200 D05 D10 D20 LITE 3. Up/Down counter (CD) Example Description Instruction Up/down counter Symbol The counter setting Counter C0000 B0000 Up count pulse C range is 0 to address 10 799999999. UDCD B0001 When C31 is used in Down count pulse F30 or F50H series, or B0002 Reset signal C127 is used in F60 B0011 C0000 series, it is automati-Counter set value cally registered as a built-in high-speed The current value is incremented by one Function counter. Note that it at the rising edge of the up-count pulse. cannot be used as an Reset The current value is decremented by one ordinary up/down B0002 □ at the rising edge of down-count pulse. counter. For details on When the current value reaches the set B0000 HEALTHA the usage of built-in value or becomes -1 or less, the output high-speed counter, В0001 -Щ signal is set ON. see the User's Manual value: 10 "Hardware" of each Count value 0 series. C0000 Reset signal Up count pulse Down count pulse Count value Output signal

М

0

Κ

0

D

0

# Timer address for each MICREX-F series

В

0

Effective identifier

Series	Address range	No. of addresses	Remarks			
F30, F50, F50H	C0 to C31	32	If the Up/down counter (UDCT) uses C31, this counter operates as a build-in high-speed counter in the F30 and F50H Series. *1)			
F60	C0 to C127	128	If the Up/down counter (UDCT) uses C127, this counter operates as a build-in high-speed counter. *1)			
F55, F70, F80H, F120H	C0 to C255	256	*1			
F70S, F120S, F140S, F150S	C0 to C511	512	*1			

С

0

L

o

i

0

0

k

O

Ø

0

m

0

T

0

s

0

Α

0

F

0

<sup>\*</sup> When using P or PE-link, L is also an effective idetifier.

<sup>\*1</sup> Use care to prevent address duplication because the same address area is shared with other counter instructions.

#### Program loader Processor ( :: Applicable) F30 F50 F55 F60 F70 F80H F120H F70S F120S F140S F150S D05 D10S D20 LITE Soft-ware 5. Ring counter (RCT) Example Description Ring counter Instruction Symbol 1) The counter setting C0000 B0000 range is 0 to 79999999. Count pulse 10 ∳ RCT B0001 Reset signal RCT B0010 C0000 The current value is incremented **Function** by one at the rising edge of count signal and the current value is reset to 0 when the first count signal is set ON after the counter is count-up. When the current value reaches B0000 \_\_\_IIIIIIIIII the set value, the output signal is set ON. Reset signal Count value Count signal шш C0000 Count value Output signal Effective identifier Q Influence flag С k $\ell$ m Т М Κ D F Α s L s Z Ε 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

# Timer address for each MICREX-F series

Series	Address range	No. of addresses	Remarks				
F60	C0 to C127	128	Because other counter instructions use the				
F55, F70, F80H, F120H	C0 to C255	256	same address range, be careful to avoid double-assigning an address.				
F70S, F120S, F140S, F150S	C0 to C511	512	double-assigning an address.				

<sup>\*</sup> When using P or PE-link, L is also an effective idetifier.

# 3-3-6 Processing during data ON-line change (timer/counter in progress)

Explained in the table below is the operation when the set value (set value in instruction or set value area) of timer (TMR) or counter (CNT) undergoing operation is

changed during processor operating (RUN) by performing ON-line change of the user program or loader.

State before change	TMR: Counting/CNT:	Counting		At count up
Contents of change	Set value > Current value	Set value ≤ Current value	0 ≥ Current value	
On-delay timer (TON)	Continues counting	Time-up is created and current value becomes equal to set value.	Current value is counted by absolute value. (Becomes positive value by first counting.)	Time-up status remains. (Current value is retained.)
Off-delay timer (TOF)	Continues counting	Time-up is created and current value becomes "0".	Current value is counted by absolute value. (Becomes positive value by first counting.)	
Monostable timer (MON)	Continues counting	Time-up is created and current value becomes "0".	Current value is counted by absolute value. (Becomes positive value by first counting.)	_
Monostable timer (Retriggable) (MR)	Continues counting	Time-up is created and current value becomes "0".	Current value is counted by absolute value. (Becomes positive value by first counting.)	_
Integrating timer (TMR)	Continues counting	Time-up is created and current value becomes equal to set value. (However, when count input is OFF, time-up is not created. Time-up is created simultaneously with count input ON.)	Current value is counted by absolute value. (Becomes positive value by first counting.)	Time-up status remains. (Current value is retained.)
Counter (CT)	Continues counting (Counter is count-up when current value = set value)	Time-up is created by subsequent count input, and current value becomes equal to set value.	Current value is counted by absolute value. (Becomes positive value by first counting.)	By subsequent count input, counting is effected in the same way as mentioned on
Down counter (CD)	Continues counting (Counter is count-up when current value is zero)	Continues counting (Counter is count-up when current value is zero.)	Current value is counted by absolute value. (Becomes positive value by first counting.)	the left, and time-up is released unless time- up status exists.
Up and down counter (UDCT)	Continues counting (Counter is count-up when current value ≥ set value or current value < 0)	By subsequent count input, ±1 counting is effected. Counter is count-up when counted result is greater than set value.	Counting is effected by keeping negative current value. (Counter is count-up when counted result is negative.)	
Ring counter (RCT)	Continues counting (Counter is count-up when current value = set value)	Returns to current value "0" at subsequent count value.	Current value is counted by absolute value. (Becomes positive value by first counting.)	

#### Remarks:


- Each set value in the above table indicates value within the set value area (TS or CS).
- Contents of changes indicate relations between set values and current values immediately after changes are completed.
- When contents of the set value area are changed while set values are written in TMR/CNT instructions, set values written in the instructions are loaded into the set value area at the points of operation listed below.
  - Power supply OFF → ON
  - STOP  $\rightarrow$  RUN
- Program and system definition change during RUN and STOP
- Program block change

# 3-4 FPL data instructions

# 3-4-1 Method of expressing data instructions

A data instruction is expressed by an instruction symbol and operands. This section explains the expression method by using the line diagram examples.


#### (Example)



The following table lists the operands.

Operand	Direct number		Word address	Data module	Index register	Remarks	
	Decimal number (BCD)	Hexadecimal number		No.			
Zn	0	0	0			Depending on instruction	
Ws			0			Transfer source	
Wd			0			Transfer destination	
N, N1	0			0		Depending on instruction	
R					0	Specification of index register	


## ■ Comparison: >



#### ■ Logical operation: AND



#### ■ Transfer: LBT



#### File: SEL



# 3-4-2 Line diagrams

#### 1. Unconditional execution and conditional execution

The following line diagram expressions are independently used for the unconditional execution and conditional execution of operations.

Operation	Line diagram		Remarks		
Unconditional execution	<del>  [</del>	]	An operation is executed for each scan.		
Conditional execution	(When this is set ON, an operation	is executed.)	Conditional execution should be used reduce the scan time.		
	<del></del>	]	reduce the scan time.		


#### 2. With bit output (Example: comparison)

Output coil


If the operational condition contact is set ON and Z1 is larger than Z2, the output coil is set ON.


# 3. Restrictions on line diagrams

① The returning numbers 0 to 23 can be used as operational conditions.




② Contacts cannot be connected in series.





③ Contacts cannot be connected in parallel.

$$Z1 + Z2 \rightarrow Wd$$
Only one contact is allowed.



## 4. How to reduce the number of program steps

This method is used when the operations of multiple line diagrams are to be executed according to a single operational condition contact. The same number of program steps as for conditional contacts can be reduced. The operation execution time can be also reduced.

#### **Programming method**

If the  $\frac{RRTH}{2}$ , F3 and  $\frac{1}{R}$  keys are pressed in that order when P1.2 is written, an operational condition contact can be eliminated.

# 3-4-3 Data format, operation instruction and operation flag

# 1. Data format


The data format is decided according to the identifier and instruction symbol used. The following table lists the data formats available for the MICREX-F Series.

Data format	Identifier	B, M, K, D, F, A, S, T, C, L, Q	WS	WB, WM, WK, WF, WA, File, W5, WL, W21, W22, W23, W24, W26, W120, W121, W122, W123, W125	BD, TS, TR, CS, CR, W9, W25, File
Bit (ON/OFF) signal	(Each bit is 1 or 0.)	0			
Unsigned BCD 2-digit data	(00 to 99)		0		
Signed BCD 4-digit data	Sign bit (-7999 to 7999)			0	
Signed BCD 8-digit data	Sign bit (-79999999 to ) (79999999				(BD file)
Signed 16-bit binary data	(8000 to 7FFF)			(SI file)	
Signed 32-bit binary data	(80000000 to 7FFFFFFF				(DI file)


<sup>·</sup> The weight of each bit position is as follows.

# Example 1: Using the BD area for signed BCD 8-digit data

The range of signed BCD 8-digit data expressed in this area is -79,999,999 to 79,999,999.




The above figure shows that the sign bit of BD0001 is 0 (indicating a positive sign) and that BD0001 is storing 79,999,999.



The above figure shows that the sign bit of BD0004 is 1 (indicating a negative sign) and that BD0004 is storing –79,999,999.

# Example 2: Using the BD area for binary 32-bit data

The range of binary 32-bit data expressed in this area is h80000000 to hFFFFFFF.



The above figure shows that BD0001 is storing data h00ABCDEF.

#### Reference

The MICREX-F Series facilitates the construction of a hierarchical decentralized control system that includes the upper-level controller MICREX-E Series and the super minicomputer FACOM-S Series/PANAFACOM-U Series. Therefore, the MICREX-F Series incorporates an integrated method of bit weight assignment so that low-order bit positions become high-order digits.

The following table lists the numeric values that can be expressed in 8-bit, 16-bit and 32-bit areas.

	Range of data	handled as BC	D data		Range of data	handled as bir	nary data	
	Decimal expression	8-bit area	16-bit area	32-bit area	Conversion to decimal data	8-bit area	16-bit area	32-bit area
Range of positive numbers	+7999999 +7999998 :: +8000 +7999 +7998 :: +100 +99 +98	Upper limit overflow 99 98	Upper limit overflow +7999 +7998	Upper limit overflow +79999999 +79999998	+2147483647 +2147483646 +32768 +32767 +32766 +255 +255	Upper limit overflow Max. FF FE	Upper limit overflow Max. 7FFF 7FFE	Max. 7FFFFFF 7FFFFFE
	+1	01	+0001 0000	+00000001	+1	01	0001 0000	00000001 00000000
Range of negative numbers	-1 -2 -3	Lower limit overflow +	-0001 -0002 -0003	-00000001 -0000002 -0000003	-1 -2 -3	Lower limit overflow +	FFFF FFFE FFFD	FFFFFFF FFFFFFE FFFFFFFD
	-7999 -8000 -79999999 -79999999		-7998 -7999 Lower limit overflow	-7999998 -7999999	<u>.]</u>		8002 8001 Min. 8000 Lower limit overflow \$	
	, 3333			Lower limit overflow	-2147483647 -2147483648			80000001 Min. 80000000

#### Kev point


See Item 1 in Section 3-3-7 for details on how to express negative binary numbers.

## 2. Data formats and executing data instructions

- ① For an area that can store BCD format data and binary format data, one of these two data formats must be specified according to an instruction symbol when instruction is executed.
- ② If the specified data format does not match the instruction symbol, an operation error occurs.
- 3 Arithmetic operations are executed using BCD 8-digit format and the results are stored in Wd format.

Source (operation d	lata address)	Wd (result storage ad	dress)		
Z <sub>1</sub>	BCD 2 digits BCD 4 digits		For Wd format of BCD 4 digits	For Wd format of BCD 8 digits	
BCD 2 digits	BCD 2 digits				
BCD 2 digits	BCD 4 digits				
BCD 2 digits	BCD 8 digits				
BCD 4 digits	BCD 4 digits	BCD 2 digits	BCD 4 digits	BCD 8 digits	
BCD 4 digits	BCD 8 digits				
BCD 8 digits	BCD 4 digits				
BCD 8 digits	BCD 8 digits				

#### Example




4 Logical operations are executed using 32-bit data. Only the part of the operation result that matches the data length of Wd is stored in Wd.

High-order bits of an operation result that exceeds the Wd data length are discarded.

Source (operation d	ata address)	Wd (result storage address)				
Z <sub>1</sub>	Z <sub>2</sub>	For Wd 8-bit length	For Wd of 16-bit length	For Wd of 32-bit length		
8-bit length	8-bit length					
8-bit length	16-bit length					
8-bit length	32-bit length					
16-bit length	16-bit length	8-bit length	16-bit length	32-bit length		
16-bit length	32-bit length					
32-bit length	16-bit length					
32-bit length	32-bit length					

#### Example



(5) The following table lists the available data formats for instructions and the related flags.

Instruction		Data format		S: Sign flag	Z: Zero flag	FE: File empty	FF: File full	E: Operation error	0:Overflow
		BCD	Binary	(F004E)	(F004F)	(F0047)	(F0046)	(F0041)	(F0040)
Arithmetic op	eration	0	_	0	0	_		0	0
Comparison		0		_	_		_	0	
Logical opera	gical operation		0	0	0	_	_	0	
Conversion	BCD BIN CHAR FIG ASCII SEC TIM DECO, ENCO 7SEG BCNT	0011111000	00      00	00           000	001111000		- - - - - - - - -	0000000000	00       0
Transfer	MOV LMOV BT LBT DT MOVU, MOVL PC SRCH SW MSGT MSGR	0000   000000	0000   000000	- - - - - - - - - -		       	- - - - - - - - - - - - - - - - - - -	00000000000	0 0
File	FLCL SEL DSEL FFST FIFO, FILO FILE TABL DATA, DEND RFIL WFIL FINF	10001110001	10001110001	- - - - - - - - -	-	ON	OFF	10000111000	1001011000
Program control	PROG, PEND FMC FMS, FME SKIP, SEND DI EI JMP, JEND LOOP, CONT PUSH, POP LEA IADD ISUB		00         100	- - - - - - - - - - - - - - - - - - -		- - - - - - - - - -	- - - - - - - - - - - - - - - - - - -		            
Analog	Bias FIL Upper limit Upper and lower limit Lower limit INT DIF Dead Band DIVP MLTP HOLD	00000000000	00000000   10	- - - - - - - 0 0			- - - - - - - - - - - - - - - - - - -	0000000000	0000000000
Trigonometric function	SIN COS TAN ASIN ACOS ATAN	000000	00000	000000	000000	= = = = = = = = = = = = = = = = = = = =	= = = = = = = = = = = = = = = = = = = =	00000	000000

O : Available — : Not available

# 3-4-4 Arithmetic operations


# 1. Arithmetic operations

 The 11 types of arithmetic operations (having different functions) are as follows.

	ction Addition	Abbr.	Symbol	Function	F30, F50	F60	CCC CTO FOOLI C120H
	Addition	+	ction Abbr. Symbol Function				F55, F70, F80H, F120H, F70S, F120S, F140S, F150S
12) 5			$\left[ Z_1 + Z_2 \rightarrow Wd \right]$	Z <sub>2</sub> is added to Z <sub>1</sub> and the sum is stored in Wd.	0	0	0
(4)	Subtraction	<del></del>	$-\begin{bmatrix} z_1 - z_2 \rightarrow Wd \end{bmatrix}$	Z <sub>2</sub> is subtracted from Z <sub>1</sub> and the remainder is stored in Wd.	0	0	0
(3) I	Multiplication	x	$+$ $\begin{bmatrix} Z_1 \times Z_2 \rightarrow Wd \end{bmatrix}$	Z <sub>1</sub> is multiplied by Z <sub>2</sub> and the product is stored in Wd.	0	0	0
, , ,	Division (The remainder is discarded.)	÷	$\left  -\left[ Z_{1} \div Z_{2} \rightarrow Wd \right] \right $	Z <sub>1</sub> is divided by Z <sub>2</sub> and the quotient is stored in Wd. (Omit fractional values.)	0	0	0
(5)	Division remainder	REM	⊢[Z₁REM Z₂→ Wd]	Z <sub>1</sub> is divided by Z <sub>2</sub> and the remainder is stored in Wd.	_	0	0
1	Division (rounded to the nearest whole number)	DIVR	$-\left[Z_1 \text{ DIVR } Z_2 \longrightarrow \text{Wd}\right]$	Z <sub>1</sub> is divided by Z <sub>2</sub> and the quotient is stored in Wd. (rounding up to neares whole number)		0	0
, . ,	Root (rounded to the nearest whole number)	/	H[ z √ wa ]	The root of Z is obtained and the result is stored in Wd.		_	0
(8)	Absolute value	ABS	z ABS Wd ]	The absolute value of Z is obtained and the result is stored in Wd.	_	_	0
(9)	Sign invert	+/-		The signs (+/-) are inverted and the result is stored in Wd.	-	0	0
(10)	Increment	+1		Wd + 1 is stored in Wd.	0	0	0
(11)	Decrement	-1	H[ -1 Wd ]	Wd - 1 is stored in Wd.	0	0	0

- · Data formats and executing operations
- (1) All operations are executed using the signed BCD 8-digit format regardless of the number of digits of source data.
- (2) If the error flag (A0041) is set ON, operation execution is inhibited. (Example: The source data is not BCD data.)
- (3) If the operation result exceeds the capacity of the storage destination, the maximum capacity of the destination is stored and the overflow flag (A0040) is set ON.
- (4) If the operation result is a negative value, the sign flag (F004E) is set ON.
- (5) If the operation result is zero, the zero flag (F004F) is set ON.
- (6) The sign flag (F004E) and the zero flag (F004F) are set ON and OFF for every execution of instructions in a program.
- (7) Once the overflow flag (A0040) and the operation error flag (A0041) are set ON, these flags stay ON until power is turned OFF or until these flags are reset by the user program or program loader key operation. Operation continues, ignoring the ON/OFF states of these flags.

Example: Error indication and resetting by user program



The following tables list examples of addition using various data formats and their results with related explanations.

	<b> </b>	{Z1 +	- Z2	<b>→</b>	wD ]					
No.	Source (Z1)		Source (Z2)		Destination (\	Nd)	Sign flag	Zero flag	Overflow flag	Operation error flag
	BCD 4-digit	BCD 8-digit	BCD 4-digit	BCD 8-digit	BCD 4-digit	BCD 8-digit	F004E	F004F	A0040	A0041
1	0123		4567		4690		0	0	0	0
2	0123		4567			00004690	0	0	0	0
3	4000		-7000		-3000		1	0	0	0
4	4000		-4000		0		0	1	0	0
<u> </u>	4000		7000		7999		0	0	1	0
6	4000		7000			00011000	0	0	0	0
7	3000			12345678		12348678	0	0	0	0
8		23000000	6000		7999		0	0	1	0
9		23000000	6000			23006000	0	0	0	0
10		-12345678		24691356	7999		0	0	1	0
11		-12345678		24691356		12345678	0	0	0	0
12		40000000		40000000		79999999	0	0	1	0
13	AB45		5000		Previous data		0	0	0	1
1					uses BCD 4-dig					
2		= 4690 Beca d with zeros (0		storage area	uses BCD 8-dig	it format, 469	0 is stored	and the fo	ur high-ord	ler digits
3		000) = -3000 E		sult storage a	rea uses BCD 4	l-digit format,	-3000 is st	ored and th	ne sign flag	(F004E) is
4					o flag (F004F)					
(5)		00 = 11000 Be lag (A0040) is		ult storage are	ea uses BCD 4-0	digit format, i	ts maximur	n value (79	99) is stor	ed and the
<u></u>	digits are	padded with ze	eros (0001100	0).	ea uses BCD 8-0					n-order
7					rage area uses					
(8)	23000000 and the ov	+ 6000 + 23006 verflow flag (A	6000 Because 0040) is set.	the result sto	orage area uses	s BCD 4-digit t	format, its i	naximum	value (7999	3) is stored
9					orage area uses					
10		3) + 24691356 I the overflow			sult storage ar	ea uses BCD	4-digit form	at, its max	imum valu	ie (7999) is
1					sult storage ar					
12		+ 40000000 = 8 and the overflo			It storage area	uses BCD 8-0	digit format	, its maxin	num value	(79999999)

AB45 + 5000 = ? Because the source (Z1) is a hexadecimal number, the operation is not executed. The result storage area

retains the previous value and the operation error flag (A0041) is set.

#### Program loader Processor ( Applicable) F70 F80H F120H F705 F1205 F1405 F1505 D05 D105 D20 LITE Soft-2. Addition (+) F10 (1) Flag Instruction Addition Wd (8 digits) Z<sub>2</sub> (8 digits) Z<sub>1</sub> (8 digits) S Z E O Symbol Unconditional execution 0 0 0 0 0,0,0,0,5,6,7,8 $\Rightarrow$ 0,0,0,0,6,9,1,20,0,0,0,1,2,3,4 ├--- Z<sub>1</sub> + Z<sub>2</sub> → Wd ] Conditional execution (2) Flag $Z_2$ Wd s z E O 0 0 0 1 $\boxed{4,0,0,0,0,0,0,0} \Rightarrow \boxed{7,9,9,9,9,9,9,9}$ 4,0,0,0,0,0,0,0 Function (1) Z<sub>2</sub> is added to Z<sub>1</sub> and the result is stored in Wd. Wd In case the result exceeds the data range of Wd (±7999 or ±79999999), 7,9,9,9 0,0,1,2,3,4,5,6 the overflow flag is set ON and the maximum or minimum value is stored in Wd. 3 Flag In case Z<sub>1</sub> or Z<sub>2</sub> is not BCD code, Wd SZEO the operation error flag is set and the program operation for only Previous data 1 0,0,0,0,0,7,8,7 🖒 that part is not executed. No arithmetic operation In F30, F50, F50H, and F60 series. W (file) cannot be specified for operand. Operand and influence flag W30 W125 wq d Influence flag W9. TS TR cs CR BD WL W24 W25 W26 Wi Wi Wk WP h WA ws WF WB WM WK ď 0 0 0 0 s z Ε 0 O Z١ ţ 0 0 0 1 0 o\* 0 0 0 О 0 О 0 0 О 0 0 0 0 0 0 0 0 Z2 0 0 0 0 O đ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Wd 0\* 0 0 O The input address of WB cannot be specified for Wd (operation result storage address) When using P or PE-link, WL (including W21, W22, W23, W120, W121, W122, and W123) is also usable. Processor ( ......: Applicable) Program loader F60 F70 F80H F128H F70S F120S F140S F150S D05 D10S D20 LITE Sufficient 3. Subtraction (-) F11 Flag Instruction Subtraction Wd (8 digits) Z<sub>1</sub> (8 digits) Z<sub>2</sub> (8 digits) SZEO Symbol Unconditional execution 0 1 0 0 $0,0,0,0,4,0,0,0 \Rightarrow 0,0,0,0,0,0,0,0$ $\vdash \vdash \vdash \vdash Z_1 - Z_2 \rightarrow \mathsf{Wd}$ Conditional execution Flag $\vdash \vdash \vdash \vdash Z_1 - Z_2 \rightarrow \mathsf{Wd}$ Minus Wd 72 Z١ SZEO 0,0,0,0,8,0,0,0 $\Rightarrow 0,0,0,0,4,0,0,0$ 0 0 0,0,0,0,4,0,0,0 **Function** (1) Z<sub>2</sub> is subtracted from Z<sub>1</sub> and the Becomes 80004000 by hexadecimal display. result is stored in Wd. (2) In case the result exceeds the data range of Wd (±7999 or ±79999999), the overflow flag is set and the maximum or minimum value is (3) Flag stored in Wd. Μd 3 In case Z<sub>1</sub> or Z<sub>2</sub> is not BCD code, SZEO the operation error flag is set and ,1,0,F,0 ⇒ Previous data the program operation for only No arithmetic operation that part is not executed. (4) In F30, F50, F50H, and F60 series,

Operand	and	influence	flag

operand.

<u> </u>		wм	_		T		W9.	TS	TR	cs	CR	ВD	WL	W24	W25	W26	W30	W125	Expan- sion	Wi	Wj	Wk	WP	wa	d	h	Influ	ence	flag	
Zı	0	0	0	0	0	0	0	0	0	0	0	0	<b>*</b>	0	0	0	0	0	0	0	0	0	0	0	0	_	s	z	Ε	0
Z2	0	0	0	0	0	0	0	0	0	0	0	0	<b>o</b> **	0	0	0	0	0	0	0	0	0	0	0	0	_	<b>‡</b>	‡	†	†
Wd	0*	0	0	_	0	0	0	0	0	0	0	0	<b>*</b>	0	0	0	0	0	0	0	0	0	0	0	_					

W (file) cannot be specified for

The input address of WB cannot be specified for Wd (operation result storage address). When using P or PE-link, WL (including W21, W22, W23, W120, W121, W122, and W123) is also usable.

#### Processor ( :: Applicable) Program loader F60 F70 F80H F129H F70S F120S F140S F150S D05 D10S D20 LITE Soft 4. Multiplication (X) Instruction Multiplication F12 1 Flag Z<sub>1</sub> (8 digits) Z<sub>2</sub> (8 digits) Wd (8 digits) SZEO Symbol Unconditional execution 0,0,0,0,0,2,2,2 x 0,0,0,0,0,0,1,0 $\Rightarrow$ 0,0,0,0,2,2,2,00 0 0 0 $\vdash \vdash [Z_1 \times Z_2 + Wd]$ Conditional execution (2) $\vdash \vdash \vdash [Z_1 \times Z_2 \rightarrow Wd]$ Flag Ζı Z2 Minus Wd SZEO $[0,0,0,3,4,5,6,7] \times [0,0,0,0,4,0,0,0] \Rightarrow \frac{1}{7}[7,9,9,9,9,9,9,9]$ 1 0 0 1 **Function** ① Z<sub>1</sub> is multiplied by Z<sub>2</sub>, and the result is stored in Wd. Z1 Wd ② In case the result exceeds the data SZEO range of Wd (±7999 or ±79999999), 0,0,0,0,4,0,0,0 1,0,0,0 7,9,9,9 0 0 0 1 the overflow flag is set ON and the maximum or minimum value is stored in Wd. Flag 3 In case Z<sub>1</sub> is not the BCD code, the Wd SZEO operation error flag is set and the 0,1,E,8 × 0,0,0,0,0,2,0 ⇒ Previous data 1 program operation for only that No arithmetic operation part is not executed. 4 In F30, F50, F50H, and F60 series, W (file) cannot be specified for operand. Operand and influence flag

WL W24 W25 W26 to W125

0 0 0 0 0 0 0 0 0 0 0

ď\*

♂\* 0 0 0 0 0 0 0 0 0 O O

0

Wi Wi Wk WP wα d h

0 The input address of WB cannot be specified for Wd (operation result storage address).

0 0 0

0 0

0

0 0

WB WM WK

0 0 0 0 0

0\* 0

Z1

Z2 0 0 0 0 0 0 0 0 0 0 0 0 0\*\* 0 0 0 0 0 0 0 0 0 0 0 0

Wd

WF WA ws W9. TS TR CS CR

0 0 0

0

Influence flag

s Z Ε 0

ţ **‡** ŧ

When using P or PE-link, WL (including W21, W22, W23, W120, W121, W122, and W123) is also usable.

												LEEG				entine more			pplic			I		<b>35 (8)</b>	****	n load	
5. Divisi	on (÷)										F3E	F 501	F58	168	) F7	0   F8	OHIF	20H   F	/05	1205	F 1400	11300	1120	ln.	o u	20 LIT	ware
Instruction	Divis	ion					F1	3		1	7	1 (8 c	liaits	:)		Z2	(8 d	iaits	:)		W	d (8	digit	:s)	1	Flag	T_ I_"
Symbol	55		{ Z <sub>1</sub>	÷Z	2 →	-	d _	]			_	0,0,		$\equiv$	÷		<u> </u>	-		⇒	0,0	0,0	0,7	8 8	]	S Z 0 0	E O 0
						- W	d _	]		2		Z 		99		÷	ļ	Z	2 0,5	احہ			=	d 9,9	,	Flag S Z	E O 1
Function	Unconditional execution									3		10101		<u> </u>	÷	0,0		<b>.</b> 2	, 0, F	]⇔	Pro arit	revio	/d us da	nta	]	Flag S Z	E O
Operand				<del></del>					T	Γ <u>-</u> -	l	I	I	h	พรก	<u>-</u>	Expan-	145	LA C	140.	w/n	140	d	_	loflu	ence f	ilaa
WB		<del>                                     </del>	WA	<del>- 1</del>			TR O	cs O	CR	BD	Q	W24	W25	W26	O	W125	sion	Wi O	Wj O	Wk O	WP O	0	0	h 	S	Z	E O
Z1 O	00	0	0	의	0	0		$\vdash$	<u> </u>	$\vdash$	Ш	۲	1~	$\vdash$	$\vdash$	$\vdash$	$\vdash$	⊢—	$\vdash$	⊢	<u> </u>	<u> </u>	_	-	<u> </u>	<del>-</del> +	<del>-   •</del>

0 0

0 0

 0 0

 0 0

<sup>\*</sup> The input address of WB cannot be specified for Wd (operation result storage address).
\*\* When using P or PE-link, WL (including W21, W22, W23, W120, W121, W122, and W123) is also usable.

# ONE-POINT ADVICE Tank-water amount calculation circuit

# An example of using multiplication and division is shown below.


## 1. Instruction

X: multiplication


#### 2. Operation

Amount of water in tank is calculated according to input value (height) from water level gauge.

### 3. System diagram



## 4. Program



## Example of program and data monitoring with loader LITE



ADDRESS	BIN					DEC		HEX	BCD		
BD0000	Ŧ	Ŧ	Ŧ	Ŧ	##		¥	00003240	00003240	4	Multiplication result 3240 (m²-mm)
BD0001					¥		ŧ	20000000	60000003	*	0 ( 3) (1) (3)
BD0002					ŧ		¥	00000000	00000000		3 (m <sup>3</sup> ) with m <sup>3</sup> conversion (fraction is discarded).
BD9993					*		ŧ	00000000	00000000		(Habitott to diodal doub
BD0004					ž		ŧ	00000000	00000000		
BD0005					ŧ		ž	00000000	99999999		

Operand and influence flag

0\* 

Z1

Z2 О 

WB WM WK WF WA

6. Divisio	n remainder (REM)		F30 F50 F55 F6	rocessor (: Applica 1 F70 F80H F120H F70S FU		Program loader  D10S D20 LITE Software
Instruction Symbol	Division remainder  Unconditional execution	F20 Wd]	2 Z1 (8 digits)  Z1 (8 digits)	Z <sub>2</sub> (8 digits)	Wd (8 digit ⇒ [0,0,0,0,0,0,	S Z E O  2,5 0 0 0 0 0
Function	☐ Z <sub>1</sub> REM Z <sub>2</sub> →  1 Z <sub>1</sub> is divided by Z <sub>2</sub> , and remainder is stored in V 2 In case the result excee range of Wd (±7999 or the overflow flag is set	the Vd. ds the data -79999999),	Z <sub>1</sub>	$ \begin{array}{c c} Z_2 \\ \hline 0, 0, 0, 1, 8, 0, 0, 0 \\ \hline Z_2 \\ \hline REM                                    $	$\Rightarrow \qquad \begin{array}{c} W \\ \hline 7,9, \\ \hline W \\ \hline \Rightarrow \qquad \begin{array}{c} 0,0, \\ \hline 0,0, \\ \hline \end{array}$	S Z E O 0 0 0 1 d S Z E O
	maximum or minimum stored in Wd.  3 In case the divisor is 0, operation error flag is s program operation for opart is not executed.  4 In F60 series, W (file) caspecified for operand.	value is the et and the only that	Z <sub>1</sub>	Z <sub>2</sub> REM 0,0,0,0,0,0,0 =	Wd ⇒ Previous da No arithmetic op	لللللا

WL W24 W25 W26 W30 W125 Expansion

Wk WP wal

Wi Wj

Influence flag

S Z Е

d h

TR CS

TS

WS W9.

 CR BD

Q, 

ď,

o\*

 <sup>\*</sup> The input address of WB cannot be specified for Wd (operation result storage address).
 \*\* When using P or PE-link, WL (including W21, W22, W23, W120, W121, W122, and W123) is also usable.

# 7. Division (Round to the nearest whole number) (DIVR)

Processor (: Applicable)	Program loader
F30 F50H F55 F60 F70 F80H F120H F70S F120S F140S F150S	D05 D10S D20 LITE Soft ward

Division (Round to the nearest whole number)	F14	0			Flag
Unconditional execution	d ]	Z <sub>1</sub> (8 digits)	$Z_2$ (8 digits) /R $0,0,0,0,0,0,0,3$ =	Wd (8 digits)  0,0,0,0,0,0,1,0	S Z E O 0 0 0 0
Conditional execution	_	2 Z <sub>1</sub>	Z <sub>2</sub>	Wd	Flag S Z E O 0 0 0 0
quotient is stored in Wd. ing off to the the whole n  ② In case the result exceeds range of Wd (±7999 or ±7	(Round- umber) s the data 9999999),	$\begin{array}{c c} Minus & Z_1 \\ \hline \downarrow & \hline 0_10_18_10_10_10_10_1 \end{array}$	$ \begin{array}{c c} Z_2 \\ \hline DIVR & 0_10_12_10 \end{array} $	Minus Wd  ⇒ 7,9,9,9	S Z E O 1 0 0 1
maximum or minimum v stored in Wd.  ③ In case the divisor is 0, th operation error flag is set program operation for or part is not executed. ④ In F60 series, W (file) can	alue is le logical land the aly that	3 Z1 0,0,3,0 DN	Z <sub>2</sub> VR 0,0,0,0,0,0,0,0 =	Wd → Previous data No arithmetic operation	Flag S Z E O 1 -
(	☐ Z1 DIVR Z2 → W  Conditional execution ☐ ☐ Z1 DIVR Z2 → W  1 Z1 is divided by Z2, and the quotient is stored in Wd. ing off to the the whole n 2 In case the result exceeds range of Wd (±7999 or ±7 the overflow flag is set ar maximum or minimum v stored in Wd. 3 In case the divisor is 0, the operation error flag is set program operation for or part is not executed.	[Z1 DIVR Z2 → Wd]  Conditional execution  ☐ [Z1 DIVR Z2 → Wd]  1 Z1 is divided by Z2, and the quotient is stored in Wd. (Rounding off to the the whole number) 2 In case the result exceeds the data range of Wd (±7999 or ±7999999), the overflow flag is set and the maximum or minimum value is stored in Wd. 3 In case the divisor is 0, the logical operation error flag is set and the program operation for only that part is not executed. 4 In F60 series, W (file) cannot be	[Z1 DIVR Z2 → Wd]  Conditional execution	[Z1 DIVR Z2 → Wd]  Conditional execution	Conditional execution  ☐ Z1 DIVR Z2 → Wd  ☐ Z1 is divided by Z2, and the quotient is stored in Wd. (Rounding off to the the whole number)  ☐ In case the result exceeds the data range of Wd (±7999 or ±79999999), the overflow flag is set and the maximum or minimum value is stored in Wd.  ☐ In case the divisor is 0, the logical operation error flag is set and the program operation for only that part is not executed.  ☐ In F60 series, W (file) cannot be

## Operand and influence flag

•						•																								
	WB	WM	wĸ	WF	WA	ws	W9.	TS	TR	cs	CR	BD	WL	W24	W25	W26	W30 to	W125	Expan- sion	Wi	Wj	Wk	WP	wα	đ	h	Influ	ence	flag	
Z1	0	0	0	0	0	0	0	0	0	0	0	0	<b>*</b>	0	0	0	0	0	0	0	0	0	0	0	0	_	s	Z	Ε	0
Z2	0	0	0	0	0	0	0	0	0	0	0	0	0**	0	0	0	0	0	0	0	0	0	0	0	0	_	<b>‡</b>	‡	<b>†</b>	1
Wd	0*	0	0		0	0	0	0	0	0	0	0	<b>O</b> **	0	0	0	0	0	0	0	0	0	0	0	1	-				

<sup>\*</sup> The input address of WB cannot be specified for Wd (operation result storage address).

\*\* When using P or PE-link, WL (including W21, W22, W23, W120, W121, W122, and W123) is also usable.

											Γ		_						plicabl						load	
8. Root	( <b>/</b>	_,										F30 F50H	F56	F60	F70	FØO	H F12	OH F	10S F126	F1405	F160S	D05	D10	S D2	o Ln	E Soft- ware
Instructio	n R	oot						F15			De	scription	1			E	xan	nple								
Symbol		Incon  -    ondit	iona	Z lex	cuti	W on	/d	]			•	out rang BD 0 to (A nega causes	799 tive	valu	е		$\vdash$		BD0	000	<b>√</b>	ВС	- 0000 <sup>,</sup>			
		1-	-11	[ z	. /	W	/d	j				error.) WB 0 t	o 799	9			ВІ	D <b>00</b> 0	00	12	34567	8	on th	ne lef	ata sh t, ope is foll	ration
Function		The res	ult is	sto	red i	n W	d.				Οι	itput rar Integer		у			В	D000	)1 [		351	14				
					r ope				50											√1:	23456	78	≐ <b>3</b> 51	3.6		
	\																									
Operan	d an	d influ	uenc	e fla	g											<del></del>	Europ				1					
WB	WM	wĸ	$\overline{}$	WA		_	TS	TR		CR		WL W24						Wi	Wj W	_	wo	<del>                                     </del>	h _	$\vdash$	uence Z	e flag E C
z 0		0	0	0	0	의	0	0	0	0	0	0** 0	0	0		의	0	0	0 0	+	10	0	+-	S	4	
Mq O,	* 0	0	-	0	0	0	0	0	0	0	0	o** o	0	0	0	0	0	0	0 0	0	0	L_	<u> </u>	†	1	1 1

<sup>\*</sup> The input address of WB cannot be specified for Wd (operation result storage address).

\*\* When using P or PE-link, WL (including W21, W22, W23, W120, W121, W122, and W123) is also usable.

Processor ( Email: Applicable)	Program loader
F30 F50H F55 F60 F70 F80H F126H F70S F120S F140S F150S	D05 D10S D20 LITE Soft-ware

## 9. Absolute value (ABS)

Instruction	Absolute value	F16	Description	Example
Symbol	Unconditional execution  C ABS Wd	]		⊢⊣⊢[ BD0000 ABS BD0001 ]
	Conditional execution ├──├── Z ABS Wd	]		BD0000 For the data shown on the left, operation result is as follows.
Function	The absolute value of Z in Wd. If Z is the maxim negative value, the over is set ON and its maxim positive value is stored operation result.      In F60 series, W (file) caspecified for operand.	um flow flag um as the		BD0001 112233

## Operand and influence flag

•																		_			·							-		_
	wв	wм	wĸ	WF	WA	ws	W9.	TS	TR	cs	CR	BD	WL	W24	W25	W26	W30 to	W125	Expan- sion	Wi	Wj	Wk	WP	wa	d	h	Infl	uenc	e flaç	3
Z	0	0	0	0	0	0	0	0	0	0	0	0	<b>o</b> **	0	0	0	0	0	0	0	0	0	0	0	0	-	s	Z	Ε	0
Wd	0*	0	0	-	0	0	0	0	0	0	0	0	0**	0	0	0	0	0	0	0	0	0	0	0	_	1	#	<b>‡</b>	t	†

<sup>\*</sup> The input address of WB cannot be specified for Wd (operation result storage address).

\*\* When using P or PE-link, WL (including W21, W22, W23, W120, W121, W122, and W123) is also usable.


														Proc	esso	r ( 🔣	: <i>A</i>	Appli	cabl	e)			Pr	ogra	m load	er
10. Sign	invert (-	-/-)								F30	F50 F50	F5	s Fe	0 F	70 F	80H	12011	F70S	F1205	F140	S F150	S DO	5 D1	os c	20 LIT	Soft war
Instruction Symbol	Sign in	dition				F'							٨	⁄linu ↓			ligits		]⇔	_	/d (8				Flag S Z 0 0	E O 0
	Conditi	_	execu				]								0,0		Z . 4, 0	0,0	_ 1	nus		Vd , 4, 0	0,0,0	_	<del></del>	E O 0
Function	② In F	result 60 ser	is st ies, '	ored W (fi	in V le) c	۷d.							٨	⁄linu ↓ _	_		1,0	0,0	]	$\Rightarrow$		_	Vd 0, 9, 9		S Z 0 0	E O 1
	spe	cified	tor c	pera	ind.												d 0 2	Z 2 5 5	]		⁄linu ↓		Vd 2,5,5		S Z 1 0	E O 0
															0,0		Z 0,0,0	10,0	]⇔	0,0	V 0,0,0	Vd 0,0,0	), 0, (	D	Flag S Z 0 1	E O 0
						_									-	•										
Operand a			<del></del>	1					г	1				Mac		Evnan	- 3				1					
	-+	F WA	<del>!                                      </del>	<del>                                     </del>		TR		CR	BD	-	W24			to O			Wi	Wj	Wk		wa	d	h		uence f	<del>- i</del>
z   0   0			0	0	0	0	0	0	0	0**	0	0	0	0	0	0	0	0	0	0	0	0		S	ZE	0

00000000000000000000

Wd O\* O

<sup>\*</sup> The input address of WB cannot be specified for Wd (operation result storage address).


\*\* When using P or PE-link, WL (including W21, W22, W23, W120, W121, W122, and W123) is also usable.



## Timer circuit example using increment instruction

Increment instruction can be used in place of timer instruction.

(where time base is 1s.)



(Operation)

While B0 is ON, counting continues. M10 is set ON after 3600 seconds (1 hour) elapses.

The input address of WB cannot be specified for Wd (operation result storage address). When using P or PE-link, WL (including W21, W22, W23, W120, W121, W122, and W123) is also usable.

12.	Dec	rem	ent	(-1)	)								F30 F	ю ОН	F55					]: A 20H F				FISE	Do	<b></b>		n Ioac 20 LI		oft- rare
Instru	uctio	n C	Decre	eme	nt		-		F1	9		1		w	—									V	/d			Flag		
Symi	bol	l	Jnco	ndit	iona [	exe  -1				]		] [			_	9,8		-	1			>				,9,7		_	Z E	$\vdash$
					nal e	xecu -1		/d	-	]		2		W.				_	1		<b>E</b>	<b>&gt;</b>		V	۸q	(	D		Z E 1 0	0
Func	tion	-	th 2 Ir ra	ne re n cas ange	sult e the of V	is st e res Vd (-	ored ult e -799	in V xcee 9 or	Vd. eds 1 -799	and he d	ata 99),			[		Vd 0			-1			⊏⇒ Be	_	Minu ± s 800	0,0	0,1	] adeci	_	0 0	ت
			th is 3 V n tl e 4 Ir	ne m s sto Vher ot us ne in ach n F30 V (fil	exinged in a disease of a disea	num in Wifferd as a ction	or n d. entia cond n is e	ninir Il ins dition execu	num truc nal c uted F60	serie	is ict,	(3)	0,0,0	<u>w</u>		0,0	j		- 1		c	<b>⇒</b>	0.0	0,0,0			_		0 0	لتل
— Ope	rand	l and	<del>.</del>	luen		ag																								
			wĸ	WF	WA	ws	W9.	-	TR	_		BD	WL W				_				Wj	-		wa	d	h _	+	uenc	тī	_
Wd	0*	0	0	<u> </u> -	0	0	0	0	0	0	0	0	0**	2	0	0	0	0	0	0	0	0	0	0	-	-	s ‡	Z     ‡	E †	1

<sup>\*</sup> The input address of WB cannot be specified for Wd (operation result storage address).

\*\* When using P or PE-link, WL (including W21, W22, W23, W120, W121, W122, and W123) is also usable.

## 3-4-5 Comparison

#### 1. Comparison

 The seven types of comparison instructions (having different functions) are as follows. (File comparison instruction is not supported by F30, F50, F50H, and F60 series.)

Insti	ruction		Symbol	Function
(1)	Comparison	(>)	-	$Z_2$ is subtracted from $Z_1$ . If the result is a positive number, the coil is set ON.
(2)	Comparison	(≥)	[ Z <sub>1</sub> ≥ Z <sub>2</sub> ]( )	Z <sub>2</sub> is subtracted from Z <sub>1</sub> . If the result is a positive number or zero, the coil is set ON.
(3)	Comparison	(=)	-[ Z1 = Z2 ]( )	Z <sub>2</sub> is subtracted from Z <sub>1</sub> . If the result is zero, the coil is set ON.
(4)	Comparison	(≠)	-[ Z <sub>1</sub> ≠ Z <sub>2</sub> ]( )	Z <sub>2</sub> is subtracted from Z <sub>1</sub> . If the result is a nonzero value, the coil is set ON.
(5)	Comparison	(<)	-[ z <sub>1</sub> < z <sub>2</sub> ]( )	Z <sub>2</sub> is subtracted from Z <sub>1</sub> . If the result is a negative number, the coil is set ON.
(6)	Comparison	(≤)	Z1 ≤ Z2 ]—( )—	Z <sub>2</sub> is subtracted from Z <sub>1</sub> . If the result is a negative number or zero, the coil is set ON.
(7)	File comparison	(REF)		The Z words at data address Ws1 are compared with those at data address Ws2. If condition N is satisfied, the coil is set ON.

- Data formats and executing comparison instructions
- A hexadecimal direct value (h□□□□) cannot be accepted as source data.
- ② Comparison instructions have no affect on flag relays (overflow flag, sign flag and zero flag).
- ③ Comparison between positive numbers (The most-significant bits are 0.) For execution, the data having the greater absolute value is handled as the larger data value.

Example: 7FFF > 00FF


④ Comparison between negative numbers (the most-significant bits are 1.) Because BCD data is the main object of this instruction, it is assumed that 80000000 is the largest value and FFFFFFFF is the smallest value used for execution.

Example: 8001 > FFFF

#### Note:

The comparison result using BCD data is reversed in the comparison result using converted decimal data.

© Comparison between a positive number and negative number Comparison is executed, assuming that the positive number is larger than the negative number.



The following table lists the results of comparisons between various data formats.

	Source (Z1)		Source (Z2)		B20	B21	B22
	16-bit area	32-bit area	16-bit area	32-bit area	-( )-	-( ) <del> </del>	-( Л
1	0007		0003		ON	OFF	OFF
2	0007		008F		OFF	OFF	ON
3	00FF		00FF		OFF	ON	OFF
4	8001		F999		ON	OFF	OFF
5	8000		FFFF		ON	OFF	OFF
6		7FFFFFF		FFFFFFF	ON	OFF	OFF
7		7999999		F9999999	ON	OFF	OFF

### Explanation

①	Because 0007 is larger than 0003, B20 is set ON.
2	Because 0007 is smaller than 008F, B22 is set ON.
3	Because 00FF is equivalent to 00FF, B21 is set ON.
4)	Negative numbers are compared. Because 8001 is considered larger than F999, B20 is set ON.
5)	Negative numbers are compared. Because 8000 is considered larger than FFFF, B20 is set ON.
6	7FFFFFFF is a positive number and FFFFFFFF is a negative number. Because 7FFFFFFF is larger than FFFFFFFF, B20 is set ON.
<u>(7)</u>	79999999 is a positive number and F9999999 is a negative number. Because 79999999 is larger than F9999999, B20 is set ON.

■ Output relay following comparison instruction Identifiers which can be used for output relays placed after comparison instructions are as follows.

Identifier	В	М	κ	D	F	Α	s	т	С	i	j	k	ı	m	Р	a
Availability	0*	0	0	_	_	0	_	_	_	0	0	0	1	-	0	0


○: Available — :Not available

When P or PE-link is used, L can also be used.

\*: B is not usable for input address.


- The operation of the output coil of comparison instruction and operation setting switch (F70S, F120S, F140S, and F150S only)
- · Operation setting switch

The operation setting switch on the processor module front determines the operation of the output coil of comparison instructions as follows:



## SW1 setting

This switch is used to set the coil operation when the conditional contact is OFF in the comparison instruction with contact and coil.



If the conditional contact is set OFF in the above status, the following status results.

SW1	Instruction	Output coil status
OFF (new mode)		OFF
ON (conventional mode)	—————————————————————————————————————	Preceding value is held.

#### SW2 setting

This switch is used to set the operation of comparison instructions "+0" and "-0."

SW1	Instruction	Output coil status
OFF (new mode)	d0 = -d0 ]( )	Mismatch
ON (conventional mode)	d0 = -d0 ]——( )——	Match

Notes: 1. In the F30 to F120H Series processors, and comparison instructions operate in conventional mode. In the F70S, and F120S to F150S Series processors, comparison instructions operate in new mode.

<sup>2.</sup> Both SW1 and SW2 are factory-set to ON (Conventional mode).

## 2. Comparison >, ≥

Processor (: Applicable)	Program loader
F30 F50H F55 F60 F70 F80H F120H F705 F120S F146S F150S	D05 D10S D20 LITE Soft- ware

Instruction	Comparison >, ≥	F30, F31	① Comparison between positive numbers
Symbol	Unconditional execution $ \begin{array}{ccc} & Z_1 > Z_2 \\ & (\geqq) \end{array} $ Conditional execution $ \begin{array}{ccc} & Z_1 > Z_2 \\ & (\gtrless) \end{array} $	Output relay  Output relay  Output relay	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$
Function	1) The comparison betw Z2 is carried out, and to output to the output refollows. Condition is satisfied: Output relay is turn Condition is not satisfied: Output relay is turn 2? The highest order bit sign, and all others are as bit data. 3) In F30, F50, F50H, and W (file) cannot be speoperand.	the result is elay as ned ON. ried: ned OFF. is used as a e compared	② Comparison between negative numbers  Z1 Z2  8,0,0,0,F,F,F,F > F,F,F,F

## Operand and influence flag

	wв	wм	wĸ	WF	WA	ws	W9.	TS	TR	cs	CR	BD	WL	W24	W25	W26	W30 to	W125	Expan- sion	Wi	Wj	Wk	WP	wα	d	h	Infl	uence	flaç	,
	0	0	0	0	0	0	0	0	0	0	0	0	0**		0	0	0	0	0	0	0	0	0	0	0	1	S	z	E	0
72	0	0	0	0	0	0	0	0	0	0	0	0	0**	0	0	0	0	0	0	0	0	0	0	0	0	-	-	-	ŧ	

- \* The input address of WB cannot be specified for Wd (operation result storage address).

  \*\* When using P or PE-link, WL (including W21, W22, W23, W120, W121, W122, and W123) is also usable.

## 3. Comparison =, ≠

Processor (: Applicable)	Program loader
F30 F50H F55 F60 F70 F80H F120H F70S F120S F140S F150S	D05 D10S D20 LITE Soft-ware

Instruction	Comparison =, ≠	F32, F35	① Comparison between positive numbers
Symbol	Unconditional execution $ \begin{array}{ccc} & Z_1 = Z_2 \\ (\neq) & \\ \end{array} $ Conditional execution $ \begin{array}{ccc} & Z_1 = Z_2 \\ (\neq) & \\ \end{array} $	Output relay Output relay  Output relay	$Z_{1} \text{ (4 digits)} \qquad Z_{2} \text{ (8 digits)}$ $C_{1} \text{ (6,6,6,6)} > C_{1} \text{ (0,0,0,0,5,5,5,5)} \Rightarrow C_{1} \text{ (0,0,0,0,0,6,6,6,6)} > C_{1} \text{ (0,0,0,0,0,7,7,7,7)} \Rightarrow C_{1} \text{ (0,0,0,0,0,0,7,7,7,7)} \Rightarrow C_{1} \text{ (0,0,0,0,0,0,7,7,7,7)} \Rightarrow C_{2} \text{ (0,0,0,0,0,0,7,7,7,7)} \Rightarrow C_{3} \text{ (0,0,0,0,0,0,0,7,7,7,7)} \Rightarrow C_{4} \text{ (0,0,0,0,0,0,0,0,0,7,7,7,7)} \Rightarrow C_{4}  (0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,$
Function	1 The comparison betw Z2 is carried out, and output to the output r follows. Condition is satisfied: Output relay is tur Condition is not satisfied: Output relay is tur 2 The highest order bit sign, and all others at as bit data. In F30, F50, F50H, and W (file) cannot be speoperand.	the result is elay as ned ON. fied: ned OFF. is used as a e compared	② Comparison between negative numbers $ \begin{array}{cccccccccccccccccccccccccccccccccc$

## Operand and influence flag

_	WB	wм	wĸ	WF	WA	ws	W9.	TS	TR	cs	CR	BD	WL	W24	W25	W26	W30 to		Expan- sion	Wi	Wj	Wk	WP	wα	d	h	Infl	uenc	e flag	,
 Z1	0	0	0	0	0	0	0	0	0	0	0	0	0**	_	0	0	0	0	0	0	0	0	0	0	0	_	s	Z	Ε	0
	0	0	0	0	0	0	0	0	0	0	0	0	0**	0	0	0	0	0	0	0	0	0	0	0	0	-	_	_	t	

- \* The input address of WB cannot be specified for Wd (operation result storage address).
  \*\* When using P or PE-link, WL (including W21, W22, W23, W120, W121, W122, and W123) is also usable.

## 4. Comparison <, ≨

Processor (: Applicable)	Program loader
F30 F50H F55 F60 F70 F80H F120H F70S F126S F146S F156S	D05 D10S D20 LITE Software

Instruction	Comparison <, ≤	F34, F33	① Comparison between positive numbers
Symbol	[ Z1 < Z2 (≤)	Output relay  Output relay  Output relay	$Z_{1} \text{ (4 digits)} \qquad Z_{2} \text{ (8 digits)}$ $\underbrace{\begin{bmatrix} 6, 6, 6, 6 \end{bmatrix}}_{\begin{bmatrix} 0, 0, 0, 0, 0, 7, 5, 5, 5 \end{bmatrix}} \Rightarrow \underbrace{\begin{matrix} 0 \\ 0, 0, 0, 0, 0, 6, 6, 6 \end{bmatrix}}_{ON} \Rightarrow \underbrace{\begin{matrix} 0 \\ 0, 0, 0, 0, 0, 6, 6, 6, 6 \end{bmatrix}}_{OFF}$ $\underbrace{\begin{matrix} 0 \\ 0 \\ 0 \end{matrix}}_{OFF} \Rightarrow \underbrace{\begin{matrix} 0 \\ 0, 0, 0, 0, 0, 5, B, C, D \end{bmatrix}}_{OFF} \Rightarrow \underbrace{\begin{matrix} 0 \\ 0 \\ 0 \end{matrix}}_{OFF}$
Function	1 The comparison betwee Z <sub>2</sub> is carried out, and th output to the output rel follows. Condition is satisfied: Output relay is turne Condition is not satisfie Output relay is turne? The highest order bit is sign, and all others are as bit data. In F30, F50, F50H, and FW (file) cannot be specioperand.	e result is ay as ad ON. dd: dd OFF. used as a compared 60 series,	② Comparison between negative numbers  Z1 Z2 A_B_C_D_E_F_F_F < F_E_D_C_B_A_9_8 ⇒ -() → OFF  ③ Comparison between a positive number and negative number  Z1 Z2 1,2,3,4,5,6,7,8 < 9,A,B,C,D,E,F,0 ⇒ -() → OFF  Positive number Negative number

Operand	and	influen	co flag

<u> </u>	WB	WM	wĸ	WF	WA	ws	W9.	TS	TR	cs	CR	BD	WL	W24	W25	W26	W30	W125	Expan- sion	Wi	Wj	Wk	WP	wα	d	h	Infl	uenc	e flag	,
 Z1	0	0	0	0	0	0	0	0	0	0	0	0	0**		0	0	0	0	0	0	0	0	0	0	0	_	S	Z	Ε	0
	0	0	0	0	0	0	0	0	0	0	0	0	0**	0	0	0	0	0	0	0	0	0	0	0	0	-	-	ı	+	

<sup>\*</sup> The input address of WB cannot be specified for Wd (operation result storage address).
\*\* When using P or PE-link, WL (including W21, W22, W23, W120, W121, W122, and W123) is also usable.

# ONE-POINT ADVICE Anal

# Analog input voltage comparison circuit




#### 1. Instruction


<=, >=

#### 2. Operation

When input voltage from the sensor is below 0.4V, the "Too low" lamp is lit, and when the voltage is above 2.4V, the "Too high" lamp is lit.


## 3. System diagram





## 4. Program

• Example of monitoring with loader LITE



s Z Ε 

Processor ( : Applicable)

Program loader

nstruction	File comparison	F36	Description	Example
Symbol	Ws1: First address of compar Ws2: First address of compar Z: Number of words to be N: Condition (<, >, ≤, ≥, =, =	ison data 1 ison data 2 compared	① Conditions N is specification by using numbers.  N (Condition) Number > + 0  ≥ + 1  = + 2  < + 3	HIME BD0000 KEL BD0010: qp: 0]( )
Function	The Z words beginning Ws1 are compared with beginning at address W result of each comparist the condition, the output set ON.  Ws1 Ws2  Comparison	those s2. If the on satisfies	<ul> <li>&lt; → 3</li> <li>≤ → 4</li> <li>≠ → 5</li> <li>② If Z is specified by using a word address an operation error occurs and the comparison is not executed except for BCD code.</li> </ul>	BD0002     11900     > BD0012     10010       BD0003     128     > BD0013     127       BD0004     1112     > BD0014     1111

O<sup>\*\*</sup> 

O 0" 


> 0\*\*

### · Example of monitoring file comparison

WS2

Ws1 

z



The input address of WB cannot be specified for Wd (operation result storage address). When using P or PE-link, WL (including W21, W22, W23, W120, W121, W122, and W123) is also usable.

## 3-4-6 Logical operations

## 1. Logical operations


-- (having different functions) are as follows

<ul> <li>The nine type</li> </ul>	es of lo	gical operations (having diffe	erent functions) are as follows.	Availab	le —: Not availabe
Instruction	Abbr.	Symbol	Function	F30, F50, F50H, F60	F55, F70, F80H, F120H F70S, F120S, F140S, F150S
(1) Logical product	AND	$+[z_1 \text{ AND } z_2 \longrightarrow \text{Wd}]$	The logical product of Z <sub>1</sub> and Z <sub>2</sub> is obtained and the result is stored in Wd.	0	0
(2) Logical add	OR	[Z₁ OR Z₂ → Wd]	The logical add of $Z_1$ and $Z_2$ is obtained and the result is stored in Wd.	0	0
(3) Exclusive OR	EOR	$+[Z_1 \text{ EOR } Z_2 \longrightarrow \text{Wd}]$	The exclusive OR of Z <sub>1</sub> and Z <sub>2</sub> is obtained and the result is stored in Wd.	0	0
(4) Invert	INV	H[z INV Wd]	The logic of each bit of Z is inverted (0→1, 1→0) and the result is stored in Wd.	0	0
(5) Shift right logical	SRL	Ws SRL Wd : Z	The contents of Ws are shifted right by Z bits and are stored in Wd.	0	0
(6) Shift left logical	SLL	-[Ws SLL Wd : Z ]	The contents of Ws are shifted left by Z bits and are stored in Wd.	0	0
(7) Set bit	SBIT	H[Ws SBIT Wd : Z ]	The Zth bit of Ws is set to 1 and is stored in Wd.	_	0
(8) Reset bit	RBIT	├{ Ws RBIT Wd : Z ]	The Zth bit of Ws is set to 0 and is stored in Wd.		0
(9) Test bit	TBIT	-[ws TBIT z ]-( )-	The Zth bit of Ws is checked; if the data is 1, the output relay is ON, if 0, it is OFF.	_	0

- Data formats and executing operations
- ① Logical operations are executed on a bit-to-bit basis.
- (2) If two data items have different lengths, the high-order bits of the shorter data are automatically padded with zeros to make the two lengths the same.

## Example: Obtaining the logical AND of 16-bit data (A295) and 32-bit data (B723FEC8)

• The 16 high-order bits are padded with zeros to make a 32-bit data.



- 3 If the most-significant bit of the result is 1, the sign flag (F004E) is set.
- (4) If all bits of the result are 0, the zero flag (F004F) is set.

Output relay for the test bit instruction

Identifiers usable for the output relay subsequent to the test bit instruction are as follows. When P or PE-link is used,

identifier L can also be used. The operation of output relay depends on the operation setting switch (page 3-66).

: Not available

Identifier	В	М	К	D	F	Α	s	Т	С	i	j	k	e	m	Р	Q	∩ : Available
Availability	0*	0	0	_	_	0	_		_	0	0	0	_	_	0	0	— : Not available

<sup>\*</sup> B is not usable for input address.

#### Program loader Processor ( .: Applicable) F00 F70 F80H F120H F70S F120S F146S F150S D05 D10S D20 LITE Soft 2. Logical product (AND) Flag 1 F50 AND Instruction Ζı SZEO Symbol Unconditional execution h, F, F | | 0,0,0,0,0,0,6,7 0 0 $\vdash$ $Z_1 \text{ AND } Z_2 \rightarrow \text{Wd}$ Conditional execution (2) Flag $\vdash\vdash\vdash [Z_1 \text{ AND } Z_2 \rightarrow Wd]$ Wd Ζ2 Z1 SZEO ① Logical product of Z1 and Z2 is Function 0,0,0,0,0,0,0,0 AND 0,0,0,6,9,9,9 $\Rightarrow$ 0,0,0,0,0,0,0,00 executed, and the result is stored in Logic for each bit becomes as Zι sz 1 0 8,0,0,0 8,0,0,0 0,0,0,0,8,0,0,0 AND (Input) A O -OOUT (Output) OUT Flag (3) Wd Ō Z2 Ζį SZEO 0 4,5,6,7 AND h,0,F,F,F,F,F,F => 0,0,0,0,4,5,6,7 0 0 (2) In F30, F50, F50H, and F60 series, W (file) cannot be specified as operand. Operand and influence flag WL W24 W25 W26 to W125 Expansion Wj Wk WP wa Influence flag Wi BD cs CR WB WM WK WF WA ws W9. TS TR 0 0 O s Z Ε 0 0 O 0 0 0 O ð 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Z1 0 0 0 0 0 ţ ŧ 0 0 0 o\* 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Z2 0 0 0 0 0 0 0 0 0 0 ď\* 0 0 0 0 0 0 0 0 0 0 0 0 0\* 0 Wd

The input address of WB cannot be specified for Wd (operation result storage address). When using P or PE-link, WL (including W21, W22, W23, W120, W121, W122, and W123) is also usable.

				cessor ( :: Applica		Program loader  D05 D108 D20 LITE Soft-
3. Logica	l add (OR)		F50 F50H F30 F00	110 LODE LITTER LAND		- Ware
Instruction	OR	F51	① Z <sub>1</sub>	<b>Z</b> 2	Wd	Flag
Symbol	Unconditional execution   [Z1 OR Z2 → \	<b>v</b> d ]		R 0,0,0,0,0,3,4	⇒ 0,0,0,0,1	S Z E O 0 0 — —
	Conditional execution	-	②			Ele e
	[Z1 OR Z2 →\	Vd ]	Z <sub>1</sub>	Z <sub>2</sub>	Wd	Flag SZEO
Function	① Logical product of Z <sub>1</sub> and executed, and the result		0,0,0,2,3,4,5,6	R 8,0,0,0,2,0,0	\$\(\overline{8_10_10_12_13}\)	
	Wd. Logic for each bit becom follows	es as	Z <sub>1</sub>	$ \begin{array}{c c} Z_2 \\ \hline 2,0,0,0 \end{array} $		Wd S Z E O O O — —
	(Input) A 0 OUT	(Output)	(0 0 1 0 0 1 1 0		, _	
	A B OUT 0 0 0 0 1 1 1 0 1 1 1 1 2 In F30, F50, F50H, and F6	60 series. W		al) Z <sub>2</sub> (Hexadecimal) or 0,0,0,2,3,4,5,6	Wd (Hexad ⇒ 0,0,0,2,3	S Z E O
	(file) cannot be specified operand.					

W24 W25 W26 W30 W125

0 0 О 0

> 0 0 0 0

Expan sion

Wi Wį Wk WP

> 0 O 0 O

0

0 0 0

0

TR cs

WA

0

0 0 0 0

0 0 0 0

0

0

0 0

0\*

0

Z1

Z2 0 0 0

Wd

ws w9. TS

0 0 0

0 0 0 0 0

0 0 0

0

BD WL

0 **O**\*\* 0 0 0 0

ð 0 0 0 0 0 0 0

o"

0 0 О

CR

0 0

0

0

Influence flag

wα d h

0 0 0 ŧ 1

0


0

s Z Ε

The input address of WB cannot be specified for Wd (operation result storage address).
 \*\* When using P or PE-link, WL (including W21, W22, W23, W120, W121, W122, and W123) is also usable.

#### Data masking circuit ONE-POINT ADVICE

## An example of using AND is shown below.







1. Instruction

When there are inputs from both digital switch and pushbutton, only the data from digital switch is acquired.

## 3. System diagram






The AND instruction serves as a data filter as shown in the diagram at left. Namely, by ANDing the '0's at the unnecessary bit positions, the result becomes '0'.

- ⇒ This is called masking.
- ⇒ Be careful about digit position 1: (10<sup>2</sup>), 2: (10<sup>1</sup>) and 3: (10<sup>0</sup>)

## 4. Program

] WM0 -{ WB0 AND h 0FFF

- The logical AND of data at addresses WB0000 and h0FFF is obtained and the result is stored in WM0.
- · Example of monitoring with loader LITE
- 1) Program monitoring



2 Data monitoring

-	_			
ADDRESS	BIN	DEC	HEX	BCD
	* * * * *			
8000	0001000100100011	000 <b>0004</b> 387	00001123	00001123 - The MSB 1 of 1123 is masked
8001	499 <b>000000000000000000000000000000000</b>	0900000000	00000000	99999999 and output as 123.
B092	090000000000000000	000000000	00000000	00000000
8003	939393999999999	0000000000	00000000	03880000
M000	00000001001000114	0000000291	00000123	00000123
Meg1	99999999999999	000000000	99999999	0000000
M002	00000000000000000	9000000000	00000000	000000 <del>0</del> 0
M003	00000000000000000	000000000	0000000	0000000

#### Processor ( : Applicable) Program loader F70 F80H F120H F70S F126S F140S F150S D05 D10S D20 LITE Soft F55 4. Exclusive OR (EOR) **Exclusive OR** Instruction Symbol Unconditional execution Z<sub>1</sub> side 0,0,1,1,1,1,0,0,1,1,0,0,0,0,0,0 [Z₁ EOR Z₂ → Wd] - Hexadecimal Conditional execution $\vdash \vdash \vdash \vdash Z_1 EOR Z_2 \rightarrow Wd$ Z<sub>2</sub> side [0,0,0,0,1,1,1,1,0,0,0,0,1,1,1,1,1 1 Logical product of Z1 and Z2 is Function executed, and the result is stored in ò Hexadecimal Flag ↓ EOR Logic for each bit becomes as SZEO follows. Wd side 0,0,1,1,0,0,1,1,1,1,1,0,0,1,1,1,1 0 0 OUT (Output) (Input) ċ Hexadecimal В OUT Α 0 0 0 a ② In F30, F50, F50H, and F60 series, W (file) cannot be specified as operand. Operand and influence flag WB WM wĸ WF WA ws W9 TS TR cs CR BD WL W24 W25 W26 W125 Wi Wi Wk WP wo d h Influence flag 0 ď 0 0 O 0 0 0 0 0 0 O 0 0 0 0 0 0 0 s z Ε 0 0 0 0 0 0 0 Ζı О 0 0 0 o<sup>#</sup> 0 0 0 0 Z2 0 0 0 0 O 0 0 0 0 0 0 0 0 0 0 0 0 0 đ 0 Wd 0\* 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 O Ö The input address of WB cannot be specified for Wd (operation result storage address). When using P or PE-link, WL (including W21, W22, W23, W120, W121, W122, and W123) is also usable. Processor ( : Applicable) Program loader F70 F80H F120H F70S F1295 F140S F1505 D05 D10S D20 LITE Soft 5. Invert (INV) F53 Instruction Invert 1) Inverseion of 16 bit data Symbol Unconditional execution 0, 1, 0, 1, 1, 1, 0, 1, 0, 1, 1, 0, 1, 0, 1, 0 \_[ Z INV Flag √ Invert Conditional execution SZEO **⊢-**--[ 0 Ζ INV Wd 1,0,1,0,0,0,1,0,1,0,0,1,0,1,0,1 **Function** ① The logic for each bit in the word is inverted (0 $\rightarrow$ 1 and 1 $\rightarrow$ 0), and the 2 Inverseion of 32 bit data result is stored in Wd. -o OUT (Output) Flag OUT s z Е 0 ② In F30, F50, F50H, and F60 series, W (file) cannot be specified as operand. Operand and influence flag xpan W30 Influence flag Wi Wj Wk WP wa d WF WA ws W9 TR CS CR BD WL W24 W25 W26 W125 h TS ð 0 O 0 0 0 0 0 0 0 S Z Ε 0 0 0 0 0 0 0 0 0 O 0 O $\circ$ 0 Z 0 0 0

0 0 0 0 0 o\* 0 0 0 0 0 0 О 0 0 0 0

O,

Wd

0

0

ololo

\$

The input address of WB cannot be specified for Wd (operation result storage address).
 \*\* When using P or PE-link, WL (including W21, W22, W23, W120, W121, W122, and W123) is also usable.

#### Processor ( :: Applicable) Program loader F30 F50 F55 F60 F70 F60H F120H F70S F120S F130S F150S D05 D10S D20 LITE Soft were 6. Shift right logical (SRL) F54 1) In case of 16-bit data Shift right logical Instruction Example of d2 (2 bits) shift Symbol Unconditional execution Before execution 1,0,1,0,1,0,1,0,1,1,1,1,1,1,1 ├── Ws SRL Wd: Z ] 4 5 6 7 8 9 A B C D E F Flag SZEO Conditional execution ├─├ [Ws SRL Wd: Z] 0 0 — 0, 0, 1, 0, 1, 0, 1, 0, 1, 0, 1, 0, 1, 1, 1, 1After execution 0 1 2 3 4 5 6 7 8 9 A B C D E F 1) The contents of Ws are shifted right **Function** ② In case of 32-bit data by Z bits and are stored in Wd. "0"s Example of d1 (1 bit) shift are stored in the vacant positions. Z cannot exceed the numerical 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 2) value of the bit length of Ws, or Flag cannot be a negative value. SZEO Z: d1 to d31 00--0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 h1 to h1F ③ In F30, F50, F50H, and F60 series, W (file) cannot be specified as operand. Operand and influence flag W24 W25 W26 W30 wa h Influence flag W125 Wi Wj Wk WP d CR BD WL cs WB WM WK WF WA ws W9. TS TR 0 s Z Ε 0 0 0 0 0 0" 0 0 0 0 0 0 0 0 Ο 0 0 0 0 0 0 Ws 0 0 0 ţ **‡** 0 0 0 \_ ŧ o" 0 0 0 O 0 0 0 0 0 0 0 0 0 0 0 0 0 Ο, 0 Wd

0

0 0 0 Ο 0 0 0

0 The input address of WB cannot be specified for Wd (operation result storage address)

0

0

0 0 0 O\*\* 0 0 0

z 0 0 0 0 0 0

When using P or PE-link, WL (including W21, W22, W23, W120, W121, W122, and W123) is also usable.

Processor ( :: Applicable)

Program loader

7. Shift k	eft logical (SLL)		F30 F50 F56 F60 F70 F80H F120H F70S F120S F140S F199S D05 D10S D20 LITE Software
Instruction Symbol	Shift left logical  Unconditional execution	_	① In case of 16-bit data Example of d₁ (1 bit) shift  Before execution
Function	1) The contents of Ws are s by Z bits and are stored i "0"s are stored in the vac positions. 2) Z cannot exceed the num value of the bit length of cannot be a negative value.  Z: d1 to d31 h1 to h1F  Ws Wd	n Wd. ant  merical Ws, or ue.  10" 10" 100 series,	② In case of 32-bit data Example of d4 (4 bits) shift  0 0 0 1 1 1 1 1 1 0 1 0 1 0 1 0 1 0 1

WL W24 W25 W26 W30 W125 Expansion

Wi

Wj Wk WP WQ

 d

Influence flag

ŧ

Z Е 

**‡** ‡

Operand and influence flag

WB WM WK

О 

Ws

Wd 0\*  WF

WA WS

W9. TS TR cs

CR BD

0\*\* O 

0\*

О 

The input address of WB cannot be specified for Wd (operation result storage address). When using P or PE-link, WL (including W21, W22, W23, W120, W121, W122, and W123) is also usable.


# ONE-POINT ADVICE Data compounding circuit

# An example of using SLL, AND and OR is shown below.

- 1. Instruction SLL, AND, OR
- 2. Operation

Compounding of two input data (BCD 2 digits each) into one BCD 4 digit data.

3. System diagram



4. Program



- Example of monitoring with loader LITE
- 1 Program monitoring

P90011	00004812		90901209				l
0001  E	M80000	SLL	WM0000	:	d 00000008	1	1
P00011	00002134				9999034		-
00021E	WB0001	AND	h OOFF		HM0001	1	1
F00011	00001200		00000034		00001234		1
00031I	MM0000	QR	WM0001		HM0002	1	1

2 Data monitoring

A	DDRESS	BIN				DEC	HEX	BCD
		Ŧ	Ŧ	Ŧ	Ŧ			
	B660	010	0100	9966	10010	0000018450	00004812	00004812
	B001	•			10100	0000008500	00002134	00002134
	• • • •				9999994	000000460B	00001200	00001200
	M000				110100	0000000052	99999934	09090034
	M001				110100	0000004660	00001234	00001234
	M992					0000000000	00000000	9999999
	M003	999	999	1444	999999	00000000000	22220000	20000000

					Processor ( : Applicable) Program loader
8. Set bit	(SBIT)		:	F30 F50H	F55 F60 F70 F80H F120H F70S F120S F140S F150S D05 D10S D20 LITE Soft-ware
Instruction	Set bit	F56	Descrip	tion	Example
Symbol	Unconditional execut  ├───────────────────────────────────	/d: Z ] /d: Z ]	lengt and V differ ② Wher speci	if the bit h of Ws Vd is ent.	① B001E  When contact B001E is set ON, bit 9 of WB0003 is set to 1 and stored in WM0004.  0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15  WB0003 1 0 1 1 1 0 1 0 0 0 1 0 0 1 1 0  "1" 1 2 2
Function	The Zth bit of Ws i and stored in Wd. data of Ws is not c Z cannot exceed th numerical value of length of Ws, or c negative value.	However, hanged. e the bit	addre the co Z is n code, opera occur instru	ess, and if ontents of ot BCD	WM0004 1 0 1 1 1 0 1 0 0 1 1 0 0 1 1 0 0 1 1 0

WL W24 W25 W26 W30 W125

Expan-sion

Wi Wi Wk WP wa d h

TR

Operand and influence flag

WF WA

Ο 

ws W9. TS

WB WM WK

Ws 

Wd 0\* 

z

CR BD

 o\*

o\* 

О 

CS

 Influence flag

s Z Ε 

<sup>\*</sup> The input address of WB cannot be specified for Wd (operation result storage address).

\*\* When using P or PE-link, WL (including W21, W22, W23, W120, W121, W122, and W123) is also usable.

0\* 

Ws 

Wd

z 

9. Reset l	bit (RBIT)				F30 F5	50 0H <b>F5</b>		rocessor			· ·			F1508	D05			n loa 120 L		joh- vare
Instruction	Reset bit	<b>F</b> 57	Desc	cripti	ion		Exan	nple												
Symbol	Unconditional execut  ├──{ Ws RBIT V  Conditional execution  ├─├{ Ws RBIT V  Z: Bit position	Vd: Z ]	ta le ar di ② W	ken ngth nd W iffere /hen pecif	Z is fied by	oit S	⊢ V	001F ⊣⊷-[ W /hen cor nd store	ntact	B001 WM0	1F is 0001.	set	ON, 1 2	bit 9	of V 5 6 1 0	7 8	9 10	is se	13 14	15
Function	<ol> <li>The Zth bit of Ws 0 and stored in W However, data of changed.</li> <li>Z cannot exceed to numerical value of length of Ws, or enegative value.</li> </ol>	d. Ws is not he of the bit	ac th Z cc op	ddre is no ode, pera ccur	a works, and ontents of BCE an of section is and section in execute	d if s of ) rror the s	F	0001 →	4	1 RI	BIT	WW 12 1,1	1000	16 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	20 20 1 1,1	11	24	1 0		1 1
Operand	and influence flag																			
WB V	VM WK WF WA WS W	9. TS TR (	CS CR	BD	WL W	24 W2	5 W26	W30 W125	Expan- sion	Wi	Wj	Wk	WP	wa	d	h	Inf	luenc	e fla	9

s z Ε 

 О

0\*\* 

0\*\*

o\* 

<sup>\*</sup> The input address of WB cannot be specified for Wd (operation result storage address).
\*\* When using P or PE-link, WL (including W21, W22, W23, W120, W121, W122, and W123) is also usable.

Pı	ocessor ( Applicable)		Program loader
F30 F50 F55 F60	F70 F80H F120H F70S F1265 F1405 F1505	D05	D10S D20 LITE Soft-ware

## 10. Test bit (TBIT)

Instruction	Test bit	F58	Description	Example	
Symbol	├──[ Ws TBIT Z Conditional executio	output relay  n output relay  of ind oit of Ws is output  ut relay is the of the bit	(1) When Z is specified by using a word address, and if the contents of Z is not BCD code, an operation error occurs and the instruction is not executed.	Unchanged  In this example, the 9th bit is 1 and the result is output to B0004.	10 11 12 13 14 15

## Operand and influence flag

	WB	WM	wĸ	WF	WA	ws	W9.	TS	TR	cs	CR	BD	WL	W24	W25	W26	W30	W125	Expan- sion	Wi	Wj	Wk	WP	wα	d	h	Infl	uenc	e flag	1
Ws	0	0	0	0	0	0	0	0	0	0	0	0	0**	0	0	0	0	0	0	0	0	0	0	0	-	_	s	Z	E	0
Z	0	0	0	0	0	0	0	0	0	0	0	0	0"	0	0	0	0	0	0	0	0	0	0	0	0	0	_	_	ŧ	_

<sup>\*</sup> The input address of WB cannot be specified for Wd (operation result storage address).

\*\* When using P or PE-link, WL (including W21, W22, W23, W120, W121, W122, and W123) is also usable.

### 3-4-7 Conversion

#### 1. Conversion

 The eleven types of data conversion instructions (having different functions) are as follows.

nstr	uction	Abbr.	Symbol	Function	F30, F50 F50H	F60	F55, F70, F80H, F120H, F70S, F120S, F140S, F150S
	Binary/BCD conversion	BCD	H[z BCD Wd]	Binary data Z is converted into BCD and the result is stored in Wd.	0	0	0
	BCD/Binary conversion	BIN	Hz BIN Wd]	BCD data Z is converted into binary and stored in Wd.	0	0	0
,	Character string	CHAR	HCHAR N, Wd]	Data which consists of N characters is transferred to the address indicated by Wd.	_	_	0
(4)	Numeric conversion	FIG	Hws FIG Wd]	Data in the address indicated Ws is regarded as ASCII codes and is converted to numerical data and the results is stored in Wd.		_	0
	ASCII conversion	ASCII	HZ ASCII Wd, N	Numerical data Z is converted to ASCII codes and the result is stored in Wd.	_	_	0
(6)	Conversion to seconds	SEC	Hws SEC Wd]	Day, hour, minute, and seconds data at Ws is converted to seconds data and the result is stored in Wd.	_	_	0
(7)	Conversion from seconds	TIM	H[Ws TIM Wd]	Seconds data at Ws is converted to day, hour, minute, and seconds data and the result is stored in Wd.	-	_	0
(8)	Decode	DECO	H[z DECO Wd]	The bits indicated by Z are set to 1, other bits are set to 0, and the result is stored in Wd.	0	0	0
(9)	Encode	ENCO	H[z ENCO Wd]	The most significant bit in Z that is 1 is stored in Wd.	0	0	0
(10)	7-segment decode	7SEG	H[z 7SEG Wd]	Z is converted into the activation or inactivation command for each segment of the 7-segment display and the result is stored in Wd.	_	0	0
(11)	Count on bit	BCNT	H[z BCNT Wd]	The No. of bit 1's in Z is converted into the corresponding numeric value (BCD) and the result is stored in Wd.	0		0

- · Data formats and executing operations
- ① If Z (source data) to be processed by a BCD/binary conversion or decode instruction is not BCD format data, the operation error flag (A0041) is set ON.
- ② If the most-significant bit of the operation result is 1, the sign flag (F004E) is set ON.
- ③ If all bits of the operation result are 0, the zero flag (F004F) is set ON.
- 4 Two's complement is used to express a negative binary number.

### Reference:

Expressing negative binary numbers using two's complement

Two's complement is used to express a negative binary number.

For conversion into two's complement, the logic of all bits of a positive binary number are inverted and the result is incremented by one.

	16-bit area	32-bit area
Obtaining -1	0000 0000 0000 0001 1 1111 1111 1111	0000 0000 0000 0000 0000 0000 0000 0001  1111 1111 1111 1111 1111 1111 1111 1111  F F F F
Obtaining -255	0000 0000 1111 1111 2555  1111 1111 0000 0000 1111 Hexadecimal notation	0000 0000 0000 0000 0000 0000 1111 1111 255  1111 1111 1111 1111 1111

																					Appli			65 500500				m load	*******	
2. B	inary	/B	CD (	conv	vers	ion	(BC	D)					F30	F50	F52	5 Fe	O F	70 F	90H F	120H	F70S	F120S	F140	S F150	s oc	5 D1	0S   C	20 LI	TE  }	vare
Instru	iction	В	inar	y/BC	D co	onve	rsio	1	F7	0		1	ln c	ase	of 10	6-bit	data													
Symb	ool	ľ	l ond	ition	Z ale	B( xecu	CD tion	on Wd: Wd:						Z		(BIN it add		0 → 0	0 0 1 2	3 4	2 2 2 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	110 5 7 8 U	0 0 1 3 9 A Cor	1 1 1 A B C	D E	I 1		Flag S Z	: E	0
Func	tion	2	B( W W m ac ar (N In W	CD, a /d. /hen axin ddres nd th //ax. F30	the num ss, a e m valu , F50	result value	esul ilt ex ue of rerflo num 9999 0H, a	nveri t is s ceed the the valu (999) and F speci	tore Is th stor ag is e is	d in e age s set stor serie	ed	2 <sup>3</sup> 2 0 0 0 1	2°° 2°° 2°° 2°° 2°° 2°° 2°° 2°° 2°° 2°°	28 27 0 0 0 3 4 1 7 9 1 1 1 1	B of 3 2 <sup>6</sup> 2 <sup>5</sup> 2 1 0 0 5 6 7 × 10 <sup>6</sup>	2-bit 2 2 2 2 2 1 1 1 1 8 9 x	dat 2 2 1 2 2 0 0 0 10 11 10 5 0 1	2 <sup>15</sup> 2 <sup>18</sup> 2 <sup>18</sup> 0 1 12 13 1 9 × 1 1 0	2 <sup>17</sup> 2 <sup>16</sup> 2 0 0 1 4 15 16 10 <sup>4</sup> 5	3 4 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	1 0 0 1 5 6 1 3 2 2 2 1 0 0 3 19 20 Onve 0 3 5 0 1 1 8 19 20	$\begin{bmatrix} 2^{1} & 2^{2} & 2^{2} \\ 0 & 1 \end{bmatrix}$ 21 22 rsion $\begin{bmatrix} 2 & 1 & 1 \\ 0 & 0 \end{bmatrix}$	2 <sup>8</sup> 2 <sup>7</sup> 1 1 1 23 24 2 2 9 9	2 <sup>6</sup> 2 <sup>5</sup> 2 1 1 1 1 25 26 2 × 10 <sup>1</sup>	2 <sup>3</sup> 2 <sup>3</sup> 2 1 1 1 1 7 28 29 9 ×	2 2 2 2 1 1 1 1 2 30 31 100 1		Flag	. E	0 0
Ope	rand a	and	infl	uenc	e fla	ag																								
	WB V	νM	wĸ	WF	WA	ws	W9.	TS	TR	cs	CR			W24	W25	W26	W30 to	W125	Expan- sion	Wi	Wj	Wk	WP	wα	d	h	Infl	uence	flag	
Z	0	0	0	0	0	0	0	0	0	0	0		O**	0	0	0	0	0	0	0	0	0	0	0	_	0	S	Z	E	0
Wd	0*	<u>이</u>	0	-	0	0	0	0	0	0	0	0	O**	0	0	0	0	0	0	0	0	0	0	0	L-	<u> </u>	#	#	t	<u>†</u>
	ne inp /hen u																		is als	so us	sable									

											Γ				Pi	roces	sor (		] : Ap	plica	ble)				Pro	gram	loac	ler	
3. BC	D/Bi	nary (	onv	ersi	on (	BIN	)					F30	F50 F50H	F55	F80	F70	F80	H F1	OH F	10S F1	205	F140S	F150S	D05	D10	S D2	<b>0</b> LI	re Ş	ioft- vare
Instruc	tion	BCD/E	Binar	у со	nver	sion		F71			1	In ca	se o	of 16	bits	-in-le	engtl	h da	ta	_ 1	_		, ,	4.0	0				
Symb	ol	Condi	tion	{ z	BIN ecut	l ion	Wd	]			1			Bit	addı	ess -	0 → 0	1 0 1 2	0 0 3 4	x 10 <sup>2</sup> 0 0 0 5 6 2 <sup>0</sup> 2 <sup>3</sup> 0 0	0 1 7 8 U 2 2	0 0 9 A Con	10 B C version	1 1 D E on 2 2	P F	1	Flag S Z	! E	0
Funct	ion	bi st ② In	inary orec	cod in V F50 e) ca	le, a: Vd. ), F5:	nd th OH, a	ne re and l	d inte sult -60 s ified	is erie	s,		In ca	П	Bir of 32	t add	ress -	+ 0 engt 6 × 10	1 2 th da 0 <sup>4</sup> 5 0 0 4 15 16	3 4 ita i × 10 1 0 17 18	5 6  3 5 7  1 0 1  19 20 2  novers	7 8 10 <sup>2</sup>	9 A	B C	6 ×	F 10 <sup>0</sup>				
		i									ΙП	$\sqcap T$	$\top$	TT	$\Pi$		0 0 0	1 0	0 0	2 <sup>12</sup> 2 <sup>1</sup> 0 0 19 20 2	0 0	0 0 0	0 0 0	0 0	0 0		Flag S 0		0
Ope	rand a	nd inf	luen	ce fla	ag																							_	
		M WK			$\overline{}$	W9.	TS	TR	cs	CR	BD	WL	W24	W25	W26	W30 to	W125	Expan- sion	Wi	Wj	Wk	WP	wα	d	h	infl	uenc		<del></del>
z	0 0		0	0	0	0	0	0	0	0	0	0**	0	0	0	0	0	0	0	0	0	0	0	0	0	S	Z	E	0
Wd	0* 0		-	0	0	0	0	0	0	0	0	o <b>**</b>	0	0	0	0	0	0	0	0	0	0	0	_	_	Ŧ	Ŧ	†	1 1

					F	rocesso	r ( 📖	: A	pplica	able)	)	-		Pro	gram le	oader
4. Charac	eter string (CHAR)	F30	F50 F50	F55	F60	F70 F	80H F	120H F	70S F	1205	F140S	F1505	D05	D10	S D20	LITE Soft
nstruction	Character string															
Symbol	Unconditional execution  CHAR N: Wd						estin ata ti		n of c er	hara	acter	•				
	L DATA		CHA	R 2 :	BD0	0	-		i	BD0		31	32	1	33	34
	Conditional execution  ├──├── CHAR N: Wd ]					No. of	hara	cter	i	BD1	[ ;	35	36		41	42
	[ DATA ]					data ite	ms		ı	BD2	-	43	44		45	46
Function	N data items are transferred to Wd as character data.     A DATA instruction (page 3-145) can transfer 1 to 10 characters or 1 to 5 kanji characters.     The No. of data items one CHAR instruction can convert is as follows.     Kanji: 5 x 255 lines     Character: 10 x 255 lines	[				3 4 5 6		_	1	BD3	•	47	48		00	00
	and influence flag	BD WI	W24	W25	W26	W30 W12	Expansion	Wi	w <sub>j</sub>	Wk	WP	wa	d	h	Influer	nce flag

0\* 

Wd

o\*\* o

 Ε

s Z

 <sup>\*</sup> The input address of WB cannot be specified for Wd (operation result storage address).

\*\* When using P or PE-link, WL (including W21, W22, W23, W120, W121, W122, and W123) is also usable.

#### Processor ( ......: Applicable) Program loader F60 F70 F80H F120H F70S F120S F140S F150S D05 D10S D20 LITE Soft F55 5. Numeric conversion (FIG) Example F79 Description ASCII/numeric conversion Instruction Ws Symbol Unconditional execution If the length of the result of converting the ├── Ws FIG Wd 3 0 3 1 3 2 3 3 data in Ws is longer Conditional execution than the area Wd, an operation error occurs. Wd (8 digits) Wd (2 digits) Wd (4 digits) ⊢⊢ Ws FIG Wd The contents of Ws are assumed **Function** 0 , 1 , 2 , 3 to be ASCII codes and converted into the corresponding numeric value, and the result is stored in 0,0,0,0,0,1,2,3 Wd. 2 If the result of converting the data codes in Ws is not a value that can The storage format depends on the number of be expressed by 0 to 9 and A to F, digits in the transfer destination. an operation error occurs. Spaces (h20) are converted into 0s. Operand and influence flag WL W24 W25 W26 W30 W125 Influence flag WP lwα BD Wi Wj Wk WB WM WK WF WA WS W9. TS TR CS CR 0\*\* 0 0 0 0 0 s Z Ε 0 0 0 0 0 0 0 0 0 0 0 0 0 Ws 0 0 0 0 0 0 0 0 0 0\*\* 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Wd 0\* 0 0 The input address of WB cannot be specified for Wd (operation result storage address). When using P or PE-link, WL (including W21, W22, W23, W120, W121, W122, and W123) is also usable. Processor ( :: Applicable) Program loader F30 F50 F55 F60 F70 F80H F120H F70S F1205 F1405 F1505 D05 D10S D20 LITE Soft 6. ASCII conversion (ASCII) Example Numeric/ASCII conversion F78 Description Instruction Z (4 digits) Symbol Unconditional execution If the result of -[Z ASCII Wd, N ] converting the data 0 1 2 3 (Hexadecimal number) in Z is longer than Conditional execution the area Wd, an Wd (4 digits) ⊢⊢ Z ASCII Wd, N operation error N=0 N=1 occurs. (Zero-suppression) (No zero-suppression) Function 1 The data in Z is assumed to be If Z cannot be converted to ASCII WM0 30,31 binary data and converted into the 20,21 corresponding ASCII codes, and code, an operation 22 , 23 WM1 32 33 the result is stored in Wd. error occurs. When N=1, zero suppression is Wd (8 digits)

Operand a	and	influence	flag
-----------	-----	-----------	------

performed.

Z is unsigned data.

Ope	,, a,,,			uon		~9																								
	wв	wм	wĸ	WF	WA	ws	W9.	TS	TR	cs	CR	BD	WL	W24	W25	W26	W30 to	W125	Expan- sion	Wi	Wj	Wk	WP	wα	d	h	Infl	uenc	e flag	,
z	0	0	0	0	0	0	0	0	0	0	0	0	0**		0	0	0	0	0	0	0	0	0	0	0	0	S	Z	E	0
Wd	0*	0	0	-	0	0	0	0	0	0	0	0	0**	0	0	0	0	0	0	0	0	0	0	0	-	-	1	-	1	_

<N=1>

The storage type depends on the number of

20 ,31 ,32 ,33

<N=0>

30 31 32 33

digits stored in the destination.

The input address of WB cannot be specified for Wd (operation result storage address).

<sup>\*\*</sup> When using P or PE-link, WL (including W21, W22, W23, W120, W121, W122, and W123) is also usable.

	F	Processor (	: Appli	cable)		Program loader
F30 F50	F55 F6	0 F70 F80H	F120H F70S	F120S F14QS	150S D05	D10S D20 LITE Soft- were

### 7. Time data conversion (SEC)

Instruction	Days, hours, minutes, seconds → seconds	F81	Description	Example
Instruction Symbol Function	Days, hours, minutes, seconds → seconds  Unconditional execution  Ws SEC Wd  Conditional execution  Ws SEC Wd  ① The contents of Ws are assite to be data indicating days, minutes, and seconds and converted into seconds, and result is stored in Wd. ② The data in Ws is unsigned	] umed hours, d the	Description  1 The area Ws must be large enough for BCD 8 digits. If Ws is an 8-bit area, 4 words are needed. If it is a 16-bit area, 2 words are needed. If it is a 32-bit area, 1 word is needed. If Ws is an 8-bit or 16-bit area, the first address must be specified for Ws. If the area specified by Ws is not enough for the required words, a user program error occurs.  2 If Ws exceeds 79 days, 23 hours, 59 minutes,	Ws (2 digits)  1 8 1 2 3 9 4 0  Ws (4 digits)  Ws (4 digits)  Wd 1600780 seconds  Ws (8 digits)  BD0 1 8 1 2 3 9 4 0  The storage type depends on the number of digits in the transfer destination.
			and 59 seconds, an operation error occurs.  If the result exceeds the data range for Wd, the overflow relay is turned ON and the maximum value of Wd is stored in it.	digits in the transfer destination.

## Operand and influence flag

	WB	WM	wĸ	WF	WA	ws	W9.	TS	TR	cs	CR	BD	WL	W24	W25	W26	W30 to	W125	Expan- sion	Wi	Wj	Wk	WP	wα	d	h	Infl	uenc	e flag	_
Ws	0	0	0	0	0	0	0	0	0	0	0	0	O**	0	0	0	0	0	0	0	0	0	0	0	1	-	s	z	Е	0
Wd	0*	0	0	-	0	0	0	0	0	0	0	0	0**	0	0	0	0	0	0	0	0	0	0	0	_	-	-	ł	+	†

<sup>\*</sup> The input address of WB cannot be specified for Wd (operation result storage address).
\*\* When using P or PE-link, WL (including W21, W22, W23, W120, W121, W122, and W123) is also usable.

8. Time d	lata conversion (TIM)			or (]: Applicable) F80H F120H F70S F125S F140S F150S	Program loader  D05 D105 D20 LITE Soft ware
Instruction	Seconds → days, hours, minutes, seconds	F82	Description	Example	
Symbol	Unconditional execution	]	1 The area Wd must be large enough for BCD 8 digits. If Wd is an 8-bit area, 4 words are needed. If it is a 16-bit area, 2		Wd (2 digits)  1 8 1 2 3 9 4 0
Function	The contents of Ws are ass to be data indicating secon converted into days, hours, minutes, and seconds, and result is transferred in Wd. The data in Ws is unsigned	ds and , the	words are needed. If it is a 32-bit area, 1 word is needed. If Wd is an 8-bit or 16-bit area, the first address must be specified for Wd. If the area specified by Wd is not enough for the required words, a user program error occurs.  ② If Ws exceeds 6911999 seconds, an operation error occurs.	j	

Operand and influence flag

<del></del>					WA		W9.	тѕ	TR	cs	CR	BD	WL	W24	W25	W26	W30	W125	Expan- sion	Wi	Wj	Wk	WP	wa	d	h	Infl	uenc	e flaç	
Ws		0	0	0	0	0	0	0	0	0	0	0	0**		0	0	0	0	0	0	0	0	0	0	_	_	s	Z	Ε	0
Wd	0*	0	0	-	0	0	0	0	0	0	0	0	0**	0	0	0	0	0	0	0	0	0	0	0	-	-	-	-	+	

<sup>\*</sup> The input address of WB cannot be specified for Wd (operation result storage address).

\*\* When using P or PE-link, WL (including W21, W22, W23, W120, W121, W122, and W123) is also usable.

														-		Proce	essor	r ( 📼	: /	Appli	icable	∍)			Pro	ograr	n loa	der	
9. De	ecode	e (DE	CO)									F30	F50 F50t	FS	s F6	0 F	70 FX	50H F	120H	F70S	F 120S	F1400	5 F150	S DO	5 D1	06 D	20 L	ITE Ş	oft- vare
Instruc	ction	Deco	de					F7	2		1	In c	ase	of 1	6-bit	data	3						<b>a</b> 1		•0				
Symb	ol	Unce	<b>-</b>	-[Z nale:	DI xecu	ECO ition	Wd	_						Z	side Wd	(BCI	0	1 2	0 0 0	5 6	0 0 0 3 7 8 	Cor	D 1 C	D E			-	Z E 0 0	0
Function  ① One is stored in one of Wd bits whose bit position is given by the source data value expressed in a BCD code. Zeros are written to all other Wd bit positions. ② If a Wd bit position corresponding to the source data in Z does not exist, an operation error flag is se The program corresponding to the source data is not executed. ③ In F30, F50, F50H, and F60 series, W (file) cannot be specified as operand.										a all ing t set. the			side:	16 1	oits, Z side Wd	Wd (BCI	a side: O) (0	32	bits)	0 0 0	5 7 E	2 × 1 0 0 1 3 9 A 7 Co	0 <sup>1</sup>	9 x 1	1  0°  0]1	3th b	$\rightarrow$		0
					nnot	t be	spec	ified	l as		0	1 2 :	3 4 !	5 6 7	89	10 11	12 13	14 15 1	16 17 11	8 19 20	21 22	23 24 2	25 26 2	7 28 29 †	30 31		bit is	s ON.	
	1	nd inf			Ť				[			[				พรก		Expan-		110			1410	. 1		1 - 61			
-	WB W	M WK	WF O	WA O	ws	W9.	TS O	TR O	CS O	CR O	BD O	WL O**	W24 O	W25	W26 O	to O	W125	sion	Wi	Wj O	Wk O	WP O	w O	d d	h _	S	uence Z	e flag E	0
		, I ()										. • 1	$\sim$	$\sim$													- 1	_	v

<sup>\*</sup> The input address of WB cannot be specified for Wd (operation result storage address).

\*\* When using P or PE-link, WL (including W21, W22, W23, W120, W121, W122, and W123) is also usable.

										Γ				Pr	oces	sor (		]: Ap	plica	ble)				Prog	ram	load	er
10. Er	nco	de (ENC	<b>(O</b> )								30 F	50 50H	-55	F60	F70	F801	H F121	)H F7	os F1	20S f	140S	F 150S	D05	0108	D21	р шт	E Soft- ware
Instruct	ion	Encod	е				F7	3		1	In cas	se of	16	bits-	in-le	ngth	dat	а			_	1	Oth b	it is I	nighe	est bit	
Symbo	ol	Condi	iona	Z Il exe	ENC	) W	_					\		addro	ess –	00	0 0	0 0	5 6 7	7 8 1	9 A × 10¹ 0 0	B C 0	D E × 10 <sup>0</sup>	F )		lag S Z 0 0	E O O —
Function	on	of intin	source BC Wd. 0 0 0 o o o o o o o o o o o o o o o o	1 2 0 0 0its of flag 0, F50 e) ca	t bit per ata Z i umber 3 4 1 0 000 00 f Z are (A004), F504 nnot b	5 1 00 (0 1) is 1, an	3 0011 he op	eration	on	Z :	In ca (Z side o o o	de: 1	6 bi	ts, V 0 0 0	/d si	ength de: 3	0 0 0 0 0 0 0	ta ts) 0 0 17 18	0 0 0	1 22 23	0 0 3 24 25 2 ×	0 0 26 27 10 <sup>1</sup>	28 1 0 28 29 3 8 ×	8th bi 0 1 30 31 10 <sup>0</sup>		Flag S Z 0 C	ΕO
Oper	and	and inf	luen	ce fla	eg .												·										
	wв	WM WK	WF	WA	ws w	/9. T	S TF	cs	CR	BD	WL		į					Wi	Wj	Wk		wα	d	h 0	Infl	uence	e flag E O
Z	0	00	0	0	0	2 0	) 0	0	0	0	0**	0	0	0	0	0	0	0	0	0	0	0	0	-	5	4	1 -
Wd	0*	0 0		0	0	) (	0 0	0	0	0	0**	0	0	0	0	0	0	0	0	0	0	0			+	•	1 _

<sup>\*</sup> The input address of WB cannot be specified for Wd (operation result storage address).
\*\* When using P or PE-link, WL (including W21, W22, W23, W120, W121, W122, and W123) is also usable.

## ONE-POINT ADVICE Decimal 4-digit ten-key pad input circuit

### An example of using ENCO, SLL, OR and MOV is shown below.


#### 1. Instructions


ENCO, SLL, OR and MOV

#### 2. Operation

Data is input from a decimal 4-digit ten-key pad. Incorrect input can be cleared by pressing the  $\overline{\text{CLR}}$  key.

#### 3. System diagram






8 to B

to

#### 4. Program

- Example of monitoring with loader LITE
- ① Program monitoring



- When one of these contacts is set ON, a differential pulse is generated.
- The numeric value input in WB000 is temporarily stored in WB098.
- · The contents of WB002 are shifted four bits to the left.
- The contents of WB098 and the contents of WB002 are compounded.
- All bits of WB002 are set to 0 (resetting).

#### ② Data monitoring

Address	BIN	DEC	HEX	BCD
	* * * *			
B000	00001000000000000	0000002048	00000800	00000800
B001	000000000000000000000000000000000000000	0000000000	00000000	00000000
B002	0001001000#10100	0000004660	00001234	00001234
B003	000000000000000000000000000000000000000	0000000000	00000000	00000000
8098	00000000000100 ▲	0000000004	00000004	00000004
B099	0000000000000000	0000000000	00000000	00000000

#### Operation procedure

- When the CLR key is pressed (B000C is ON), 0 is displayed on the 7-segment display (WB2).
- When one of the ten keys (B0000 to B0009) is pressed, the input number is displayed on the 7-segment display.
- When one of the ten keys is pressed, the displayed number is shifted one digit to the left and the new input number is displayed in the column 1.

<b></b>	are and decode (ISEC)		1	ssor ( :: Applicable)  Q FRON F120H F70S F1206 F1405 F1505	Program loader  D05 D108 D20 LITE Software
Instruction	ment decode (7SEG) 7-segment decode	F74	Description	Example	
Symbol	Unconditional execution  ├──[ Z 7SEG W  Conditional execution  ├──  Z 7SEG W	_	If Wd has a 16-bit length, only the eight low-order bits of Z are output and the remaining bits	⊢ → ⊢ [ WM0001 7SE "1" "3" WM001 3 2 1 3	EG WB0010 ]
Function	1 The numeric data Z is con into data set for the segm g) of the 7-segment displadata is stored in Wd. 2 Characters to be displaye 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, A, F	ents (a to ay. This d	are discarded.  ② If Wd has a 32-bit length and Z is 16-bit data, all of Z is output.  ③ This instruction is used for a 7-segment display without a BCD converter.		$ \begin{array}{c cccc} 0 & 0 & g \\ 1 & 0 & g \\ 2 & 0 & f \\ 3 & 0 & e \\ 4 & 0 & d \\ 5 & 1 & c \\ 6 & 1 & b \\ 7 & 0 & a \end{array} $
			4557 [def	d d	9 1 9 f B 0 c d 3 10° C 1 b F 1 a

#### Operand and influence flag

<u> </u>	wв	wм	wĸ	WF	WA	ws	W9.	TS	TR	cs	CR	BD	WL	W24	W25	W26	W30	W125	Expan- sion	Wi	Wj	Wk	WP	wa	d	h	Infl	uenc	e flag	<u> </u>
z	0	0	0	0	0	0	0	0					0**	_		0	0	0	0	0	0	0	0	0	0	0	S	Z	E	0
Wd	0*	0	0	_	0	0	0	0	0	0	0	0	0**	0	0	0	0	0	0	0	0	0	0	0	-	_	<b>‡</b>	*	†	_

<sup>\*</sup> The input address of WB cannot be specified for Wd (operation result storage address).

\*\* When using P or PE-link, WL (including W21, W22, W23, W120, W121, W122, and W123) is also usable.

																	Proce	esso	r ( 🔤	: .	Applic	able	<del>)</del>			Pr	ogra	m lo	ader	
12.	Co	unt	on b	oit (E	BCN	T)							F30	F50	4 F5	5 F(	O F	70 F	90H	1204	F70S	F120S	F140	S F150	XS DX	)5 D	105 (	) )	ΠE	Soft- ware
Insti	ructio	on	Cour	nt on	bit				F	75		1	) In	case	of 1	6-bi	t dat	а												
Sym	nbol		Cond	ondit	-{ Z nale	: B	CNT ution	W	•	]							dress	D) [(	0 0	2 3	1 1 1 1 4 5 6	7 8	1 × 1	1 1 A B ( 10'	6 x	10 <sup>0</sup>		Flag	) Z E 0 –	0
Fun	ction		c w z w		o, F5	0 1	BC d in	D nu Wd. All 0	F60	1 0	es,	Z	side 1 1	1 1	1 1	1 1 1	1 1	a (Z 1 1 1 12 13	side	: 32 1 1 1 16 17 1	bits, 1 1 1 8 19 20 4 5	Wd 1 1 1 21 22 0 0	side 1 1 1 23 24 2 >	25 26 2 1 1 1 25 26 2	bits 1 0 0 27 28 2 8	) 0 0 0 9 30 31 × 10 <sup>0</sup>		Fla S 0	3 Z E 0	0
Оре	ranc	d and	d infl	luend	e fla	eg.																						<del></del>		
	WB	WM	wĸ	WF	WA	ws	W9.	TS	TR	cs	CR	BD		W24	W25	W26	W30 to	W125	Expan- sion	Wi	Wj	Wk	WP	WΩ	d	h	Infl	uenc	eflag	
	0	0	0	0	0	0	0	0	0	0	0	0	O**	0	0	0	0	0	0	0	+	0	0	0	0	0	S	Z	E	0
Wd	0*	0	0		0	0	0	0	0	0	0	0	O**	0	0	0	0	0	0	0	0	0	0	0	_	_		#	<u>†</u>	_

<sup>\*</sup> The input address of WB cannot be specified for Wd (operation result storage address).
\*\* When using P or PE-link, WL (including W21, W22, W23, W120, W121, W122, and W123) is also usable.


# ONE-POINT ADVICE Circuit to monitor the number of operating motors

## An example of using BCNT is shown below.

- 1. Instruction BCNT, 7SEG
- 2. Operation

16 motors are used, and the No. of motors operating among them is monitored.

3. System diagram



#### 4. Program



- No. of ON bits of WB3 are stored in WM1.
- WM1 data are formed into 7-segment and output to WB4.

- Example of monitoring with loader LITE
- 1) Program monitoring

P0001 F0054	9 <b>999</b> 7777	BCNT	00000012 WM0001
0001   [	無数なのなつ	DCHI	WIIGAAT
P0001	00000012		
89921 I	WM0991	7SEG	WB0004

1

#### 2 Data monitoring

ADDRESS	BIN	DEC	HEX	BCD	and the second of the O
	1111				No. of ON bits of station No. 3
B003	01110111011101114	0000030583	00007777	00007777	(WB003) is 12.
8004	0000011001011011	0000001627	0000045B		No. of ON bits are stored.
M868	00000000000000000	000000000	0000000	00000000	NO. Of ON Dits are stored.
M001	9999999999919919	0000000018	00000012	90999912	
M002	000000000000000000	000000000	0000000	00000000	
M003	999999999999999	0000000000	99999999	00000000	

#### 3-4-8 Transfer

#### 1. Transfer

The twelve types of transfer instructions (having

different functions) are as follows. : Available, —: Not available Instruction Abbr. Symbol **Function** F30, F50 F60 F55, F70, F80H, F120H. E50H F70S, F120S, F140S, F150S MOV (1) Data transfer Z is transferred to Wd. I z MOV Wd (2) Logical **LMOV** Z is transferred to Wd. 0 0  $\bigcirc$ ⊢z rwo∧ ma transfer (3) Data block вт Data in N words are transferred. 0 0 0 | Ws BT Wd:Z] transfer (4) Logical block LBT Data in N continuous words are transferred.  $\bigcirc$ C  $\bigcirc$ | Ws LBT Wd:Z] transfer (5) Digit DT Data reaching from N1+N2 in Z is transferred to the 0 0  $\bigcirc$ --[ Ws DT Wd:N1:N2:N3] transfer bits following the N3 in Wd. (6) High order MOVU 16-bit data "Z" is transferred to the 16 high order bits digit transfer F z MOVU Wd in the 32-bit data area (Wd). The 16 high order bits of  $\bigcirc$ Z (32-bit data) are transferred to Wd (16-bit area). (7) Low order MOVL 16-bit data "Z" is transferred to the 16 low order bits | Z MOVL Wd digit transfer in the 32-bit data area (Wd). The 16 low order bits of  $\bigcirc$ Z (32-bit data) are transferred to Wd (16-bit area). (8) Pattern clear PC The Z<sub>2</sub> words of Wd are cleared by Z<sub>1</sub> pattern. O | Z1 PC Wd: Z2 ] (9) Search **SRCH** The data same as Z<sub>1</sub> is searched through the Z words HZ1 SRCH Ws:Wd:Z2 ] ( )  $\overline{\bigcirc}$ of Ws and the result is output to the relay. (10) Switch SW The following transfer is carried out depending on switching input state.  $\bigcirc$ Bs Z1:Z2 SW Wd] Switching input ON:  $Z_1 \rightarrow Wd$ Switching input OFF:  $Z_2 \rightarrow Wd$ (11) Message **MSGT** The specified data is transferred to station Z indicated  $\bigcirc$ MSGT N1,N2,Z,Wd ] transmission by N1. The result is stored in Wd. (12) Message **MSGR** The specified data is transferred to station Z indicated  $\bigcirc$ MSGR N1,N2,Z,Wd ] reception by N2. The result is stored in Wd.

#### · Uses of transfer instructions

(1) Data transfer

This instruction is used to transfer signed BCD data. If the transfer source has a longer data length than the transfer destination, data having the maximum length value is stored at the transfer destination and the overflow flag (A0040) is set ON.

(2) Logical transfer

This instruction is used to transfer binary data. If the transfer source has a longer data length than the transfer destination, only the low-order bits of data are stored at the transfer destination. In this case, the overflow flag is not set.

(3) Data block transfer

This instruction is used to transfer N words of signed BCD data. The transfer source and destination must have the same data length.

(4) Logical block transfer

This instruction is used to transfer N words of binary data. The transfer source and destination must have the same data length.

(5) Digit transfer

This instruction is used to transfer data from specified source

(6) High-order digit transfer

This instruction is used to store the 16 high-order bits of 32-bit data at the transfer destination or to transfer 16-bit data to the 16 high-order bits of the 32-bit destination.

(7) Low-order digit transfer

This instruction is used to store the 16 low-order bits of 32-bit data at the transfer destination or to transfer 16-bit data to the 16 low-order bits of the 32-bit destination.

(8) Pattern clear

This instruction is used to replace N-word data with specified data.

(9) Search

This instruction is used to search for specified data out of N words of data and to output "presence" or "absence".

(10) Switch

This instruction is used to select one of two data items by using a single switch.

(11) Message transmission

This instruction is used to send data for other data modules via networks such as the T-link or P-link.

(12) Message reception

This instruction is used to receive data from other data modules via networks such as the T-link or P-link.

ldentifier	В	м	κ	D	F	Α	s	Т	С	i	j	k	l	m	Р	a
Availability	o*	0	0	1	1	0	_	_	_	0	0	0	_	_	0	0


<sup>\*</sup> B is not usable for input address.

										[							more de la cons	pplicab	****			500 <b>2</b> 0000000		n load	· · · · · · · · · · · · · · · · · · ·	
2. Dat	ta tr	ansfei	(M	OV)							F30 F50	0 H F5	5 F6	0 F	70 F8	OH F1	20H F	705 F12	S F14	S F150	S DO	5 010	s D	20 LI	TE Soft	_
Instruc	tion	Data 1	rans	fer				F170		М	ΟV					Z	(4 di	igits)	٧	Vd (8	digit	s)	F	lag	1510	l
Symbo	ol	Unco			exe M			d ]			In case 2 and Wd					_	6,5,	<u> </u>	)V <u> —</u>	0,0,0	<u> </u>		i	s z 	E 0	
		Cond			ecut M		W	d ]			In case 2 and Wd			ng.	0,0,	 1, 2,		5,6	MOV →		7,9	digit	s)		E O	
Functi	on	② Z ③ Ev	is siç 'en i	gned f Z is	BCI not	da <sup>.</sup> BCI	ta. ) dat	erred to a, it is						- (	eian h	ei (ti	not s	ource d et ON, a aximun	an ove	rflow 1	flag is	s set (	JN as	s snov	sign fla vn ored.	g
		ar th ④ In (fi	nd is e rig F30	tran ht) , F50 anno	sferr	ed. DH, a	(Exa and f	3CD dat mple ③ 60 seri d as	on						A <sub>1</sub> B <sub>1</sub>	C <sub>i</sub> D <sub>i</sub>		0,0	MO\ →		F <sub>1</sub> 9		s)   xade		E O	]
															flan (	eian	hit) is	source s not se maximu	t ON. :	n ove	rflow	flag	is set	: ON a	is show	า
										3	In case and Wd						C,D	Z M _F_F =	OV ~	0,0,0				Flag	Z E C	
								-				_									·	<u>-                                    </u>				_
<del></del>		and inf			_		I		T	1	T I.			Mau	huas	Expan-	104:	wi w	ık Wi	wa	d	h	Infl	Henc	e flag	_
	<b>мв</b> м	-		<del> </del>	-		-	TR CS	+	BD	<del> </del>	_	0	0	W125	sion	Wi O	wj w	<del></del>	+	0	0	S	z	— Ť	_
		0 0	0	0	0	0	0	0 0	0	0	0** 0	+-	10	0	0	0	0	0 0	-   -	6	† <u> </u>	<u> </u>	_		+ 1	_
Wd	0*	0 0		0	0	U	U	010	10	10	1010	,10	10	٢	1	<u> </u>	لـــــــــا	710			<u> </u>					_

<sup>\*</sup> The input address of WB cannot be specified for Wd (operation result storage address).
\*\* When using P or PE-link, WL (including W21, W22, W23, W120, W121, W122, and W123) is also usable.

## ONE-POINT ADVICE Motor-speed control circuit





#### 2. Operation


MOV

Motor is rotated at 4000 rpm (10V) with high speed switch ON, and at 1600 rpm (4V) with


medium speed switch ON, and at 800 rpm (2V) with low speed switch ON.

10V

#### 3. System diagram



#### 4. Program




· Example of monitoring with loader LITE

#### ① Program monitoring

F9801 B9898				00001600			1
00 <b>01}</b>	đ	00004000	VOM	WB0003		]	ł
F0001 B0001				00001700			ĺ
0002+HE	d	00001600	MOV	NB0003	•	]	1
P0001 B0002				00001600			ı
9993++FE	đ	00000800	MOV	WB0003	:	]	1
P0001 [80003				90901609			ì
9994   -E	đ	90999999	YOK	MB0003	;	3	ł

#### 2 Data monitoring



Operand and influence flag

0\* 

Z

Wd

WB WM WK WF WA WS

Instruction	Logical transfer	F180	LMOV
Symbol	Unconditional execution  ├──[ Z LMOV Wd  Conditional execution  ├──[ Z LMOV Wd	7	Z side: 32 bits, Wd side: 16 bits)  A C F 0 F F 0 F    10   10   1   10   0   1   1   1   1
Function	Z (with bit information) transferred to Wd.     In F30, F50, F50H, and f W (file) cannot be spec operand.	-60 series,	* If data is transferred from 32 bit data area to 16 bit data area shown above, the 16 low-order bits of 32-bit data is transferred to wd.

WL W24 W25 W26 W30 W125 Expansion

Processor ( ......: Applicable)

Program loader

Influence flag

E

WP WQ

d h

> s Z

Wk

Wi Wj

TR CS

W9. TŞ

CR BD

 0\*\*

O<sup>\*\*</sup>

<sup>\*</sup> The input address of WB cannot be specified for Wd (operation result storage address).
\*\* When using P or PE-link, WL (including W21, W22, W23, W120, W121, W122, and W123) is also usable.

## Data block transfer (BT)

										٦					Proc	esso	r ( 🏻	 : :	Appli	cable	e)		$\top$	Pre	ogra	m lo	ader	
_											F30	F50	, F5E									S F150	s Di					Soft- ware
4. Data b												4	*!			T												
Instruction	Data	block	trans	fer		F17	1		_	scrip						┦ .	В0	060	_							٦		
Symbol			onal ex				<b>.</b> 7			If the								-	–[ w	B000	)O E	BT V	VM0	: 000	d4	_		
			{ Ws alexed			Wd:	ر ۷			less	thar	ηZ,	the				W	s (BC	D 4 d	igits)		١	Vd (E	BCD 4	digit	s)		
			aiexed {Ws			///d ·	, T			follo					ed,	l w	/B000		1,2		,			0,1,				
	Z: No		vords				_			a us occu If Z i	ırs.	-		erro	r	N	/B001 /B002 /B003	0	6,7 5,0 0,2	6	<b>→</b>	WM0	02 [	5,6, 0,5, 1,0,	0 6	Fla S	ZΕ	0
Function	s		cutive ed by sign.							spec erro data For	r oc	d, ar curs ess t	ope whe han	en th Z.	e		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	'	0,2	<u>. •                                    </u>				1,01			1_	
	Ws				J	2	The whe occu	proon ar urs in for	cess ove s as	to b erfloo sam / ins	e ta w e as	ken																
	s	eries,	F50, F W (file	anr	not be																							
Operand a	nd inf	luenc	e flag																									
<del></del>	_	т т		cs	CB	BD	1871	VACS 4	\A/2E	14/26	W30	W/125	Expan- sion	Wi	Wj	Wk	WP	wα	d	h	Inf	luend	ο fla					
Ws O C	M WK	WF	WA W	-	ν9. Ο	$\rightarrow$	R D	30	50	0	O**	0	0	0	0	0	SION	0	0	0	0	0	-	<del>  "</del>	s	z	E	Ť
<del></del>	5 0	-	0 0	+	0		5	0	0	0	0**	0	0	0	0	0	0	0	0	0	0	0	-	-	-	<del>  -</del>	1	1
	0	0	00	5 (	0		5	0	0	0	O**	0	0	0	0	0	0	0	0	0	0	0	0	0			<u> </u>	
* The inpu ** When us	t addre	ss of V r PE-lir	VB can	not (inc	be s	specifi	ed 1	for V W22	/d (o . W2:	perat 3, W1	ion r 20, V	esult V121	stora W12	age a 22, a	addre	ss). /123)	is als	so us	able.						_			
Note on I In progra (BT) and attention origin an	mmir logica to the	ig, w il blo e add	hen u ck tra Iress a	nst	fer	(LBT	ir	nstr	uctio	ons,	pay			fro	m t	he a		iary						lock eep				
WM510											W	/B10	0 [															
WM511			,				_	_^	>			/B10	$\vdash$				_											
						rea c kist.	oe	s			W	/B10 /B10 /B10	3 🗀															
If the non above dia														-	rfor etho		l in a	эсс	orda	nce	wit	h th	e pr	ogra	amn	ning	)	
H	WM5	10 B	T WE	310	0 : 0	d3	]		C	$\Rightarrow$	>				-				ō" is curs		gra	mm	ed i	n th	is w	ay,		
-[	WM5	10 B	st Wi	B10	00 : '	WM0	_				>	da	ata i	n W	/MO	exc		s d3	, the	e op	era	tion		med ecut			r	

flag is set ON, disabling data transfer.

5. Logica	l block transfer (LBT)		F30 F50H		70 F80H F120H F70S F120S F140S F150S	D05 D10S D20 LITE Soft- were
Instruction	Data block transfer	F181	Description			
Symbol	Unconditional execution  Ws LBT Wd: Conditional execution  Ws LBT Wd: Z: No. of words to be trans (1 to 4096)  Consecutive N words of (specified by Z) are transferred.  Ws Wd  In F30, F50, F50H, and Inseries, W (file) cannot be	f data	If Z is in the stabelow, an operary flag (A00 ON and operary not executed.     When Z is spoy word and contents is contents is contents in the second of the second o	ration (41) is set tion is Decified I the the ther (de, or Z evalue. Demaining and Wd Z, a user	Example of hexadecimal ex  Ws Wd (Hexadecimal 4 digits) (Hexadecimal	pression kadecimal 8 digits)

Processor ( ......: Applicable)


Program loader

### Operand and influence flag

specified as operand.


Upe	WB			_			W9.	TS	TR	cs	CR	BD	WL	W24	W25	W26	W30	W125	Expan- sion	Wi	Wj	Wk	WP	wα	d	h	Infl	uenc	e flag	}
	WB	40101	~	~				1	(	0	C		0"	0	C	0	0	0	0	0	0	0	0	0	-	-	s	z	E	0
Ws		0	0	9	9	10	10-	<u>ا</u>	) (	1	1	Š	<u>~</u>	5						C	0	0	0	0	_	_	_	-	1	1
Wd	<u></u>	0	0	_	0	0	0	0	9	19	۲	10	-	٥	۳	٥	<u>پ</u>	5	1	$\vdash$	5	5								
Z	0	0	0	0	0	0	0	0	0	0	0	0	0	10	0	10	0	<u> </u>	0	9	$\Box$	19	0	10			J.			

<sup>\*</sup> The input address of WB cannot be specified for Wd (operation result storage address).
\*\* When using P or PE-link, WL (including W21, W22, W23, W120, W121, W122, and W123) is also usable.





- The input address of WB cannot be specified for Wd (operation result storage address). When using P or PE-link, WL (including W21, W22, W23, W120, W121, W122, and W123) is also usable.

#### Program example



As shown on the left, the digital switch (BCD input) data which is input to bit 2, 3, 4, and 5 of input address WB0 is transferred to bit C, D, E, and F of WM1.






Due to masking operation, information on WB0 bit 2, 3, 4, and 5 is only transferred to WM0 bit 2, 3, 4, and 5.

			Proceedings transfer (MOVU)  F30 F50 F50 F50 F60														( 🔤									n loa				
7. Hi	igh-a	orde	er di	git	tran	sfei	· (M	ονι	J)		,		F30	F50 F50H	F55	F6	) F7	0 FE	юн F	20H F	705	F120S	F140S	F1505	D09	5 010	o a	20 L	ITE S	oft- iare
Instru	ction	Н	igh-c	orde	r dig	jit tra	ansf	er	F17	3		De	scrip	tion					Exan	nple				_						
Symb	pol	C	ncor   ondi 	-[ tion	Z al ex	MO (ecu	VU tion	V		]		2								-	<b>VB0</b> ⋅	10 <sup>5</sup> 1			10		/B00	01 0¹ 10	o°	
Funct	nction ① Z (16-bit data) is transferred to the							E	3D00	00 [ 	_	\dig	0000	MC	  DVU					г										
Ope	rand	and	l infl	ueno	ce fla	eg .																								
	WB V	νM	wĸ	WF	WA	ws	W9.	TS	TR	cs	CR	BD	WL	W24	W25	W26	W30 to	W125	Expan- sion	Wi	Wj	├	-	wα		h		uenc		
Z	0	0	0	0	0	0	0	0	0	0	0	0		0	0	0	0	0	0	0	0	0	0	0	0	0	S	Z	E	0
Wd	0*	0	0	1	0	0	0	0	0	0	0	0	0**	0	0	0	0	0	0	0	0	0	0	0					†	

The input address of WB cannot be specified for Wd (operation result storage address). When using P or PE-link, WL (including W21, W22, W23, W120, W121, W122, and W123) is also usable.



Wi Wj Wk WP wal d h

0 0 0 0 О 0

0

0 0 0 Influence flag

Z E 0

s

0

0 0

0

The input address of WB cannot be specified for Wd (operation result storage address).
\*\* When using P or PE-link, WL (including W21, W22, W23, W120, W121, W122, and W123) is also usable.

0 0 0 0 0

0

0 0 0 0 0 0

CR BD

> O\*\* 0 0 0 0 0 0 0

O\*\*

0 0 0

Z 0 0

WB WM WK

0

0\* Wd

WF WA

0 0

0 0

ws W9. TS TR CS

# ONE-POINT ADVICE External output circuit for BCD 8-digit data

### An example of using MOVU and MOVL is shown below.


1. Instruction

MOVU, MOVL

2. Operation

Output of BCD 8 digits data

3. System diagram



4. Program

```
F54
BD0 MOVU WB3
High-order digits transfer
Low-order digits transfer
```

- · Example of monitoring with loader LITE
- 1 Program monitoring

2 Data monitoring

```
BCD
                       DEC
                                  HEX
ADDRESS BIN
                                  01234567 01234567 ---
 BD0000
                                                        BD0 data are output to
                                                        WB3 and WB4.
                                           9999999
 BD0001
                                  9999999
       90999999
 B902
        999999199199911 9999999291
                                  00000123
                                           000001231
 B003
                                           00004567
                                   00004567
                        0000017767
  B004
        0100010101100111
                                           99999399
                                   99999999
        000000000000000000
                        0000009000
  2005
```

Processor (	Program loader
F30 F50 F58 F60 F70 F80H F120H F70S F120S F140S F150S	D05 D10S D20 LITE Soft-ware

### 9. Pattern clear (PC)

Instruction	Pattern clear	F175	Description	Example
Symbol	Unconditional execution		Clear area Z1 Wd Z2	M0001
Function	1) The data (pattern) in Z1 to the Z2-word area (be with Wd).	is written ginning	An operation error flag (A0041) is set ON and the program is not executed in the following cases. • When Z2 is specified by word, the contents of Z2 is not BCD code or a negative value. • The No. of remaining words of Wd is less than Z2. (If Z2 is directly speci- fied "dXX", a user program error occurs.)	BD0003 12345 BD0004 12345

Op	erano	d and	l infl	uen	ce fla	ag																_		-						
_	WB					$\overline{}$	wa	TS	TR	cs	CR	BD	WL	W24	W25	W26	W30	W125	Expan-	Wi	Wj	Wk	WP	wα	d	h	Infl	uenc	e flag	<u>}</u>
	WB	VVIV	VVK	VVI	***	113	100.				-	-			┪	_		$\overline{}$		$\overline{}$					0	വ	S	7	l E I	0
	$\Gamma_{\Delta}$			10	വ	0	വ	i O	lol	0	0	10	10"	0	0	10	10	0	0		ட	<u> </u>	$\subseteq$			$\vdash$	<u> </u>			<del></del>
Z1	$\perp$	$\sim$	$\vdash$	$\vdash$	<u> </u>		<u> </u>	<u> </u>	1			<del></del>	**		_			$\overline{}$	$\overline{}$		$\Gamma_{\sim}$						<b> </b>	-	I # !	-
70			l۸	10	10	10	0	0	10	0	10	10	0	0	Ю	O	0	U	10	19	12	$\cup$	$\sim$	$\vdash$	$\sim$			نــــــــــــــــــــــــــــــــــــــ	لــنــا	
Z2	19	0	$\perp$		1	<b>└</b> ─	<u> </u>	<u> </u>	<b>├</b> —	-	<u> </u>	<del>  -</del>		_	-	_	_							$1 \circ$	۱ ــ	l _	i i			
18/-	0*	10	0	l	10	10	10	10	0	0	10	10	O``	0	10	10	O	10	ΙΟ.	10_	19		<u> </u>		<u></u>	<u> </u>				
Wd	10	10	1 🗸		I Y_		_																							

The input address of WB cannot be specified for Wd (operation result storage address).
 \*\* When using P or PE-link, WL (including W21, W22, W23, W120, W121, W122, and W123) is also usable.

Processor (: Applicable)	Program loader
F30 F50H F55 F60 F70 F80H F120H F70S F1205 F1405 F1505	D05 D108 D20 LITE Soft-ware

#### 10 Search (SRCH)

Instruction	Search	F176	Description	Example
Symbol	Unconditional execution  ├── Z1 SRCH Wd:Ws:Z  Conditional execution  ├── Z1 SRCH Wd:Ws:Z  Z1: Search data  Z2: Size  Ws: First search address  Wd: Detected address	2]-( )-l	Search area  Z1 Ws Z2	T0005
Function	1 Data having the same co Z1 is searched for (in Z2 beginning with Ws and to (presence or absence) is the relay. The detected a also stored in Wd.  Presence: The output relabsence: The output relabsence: The output relabsence: The value to be the number confrom the first saddress.  (The corresponsaddress is Ws contents of Wolld in the store of the first saddress is the contents of wolld in the saddress of found first is stored.	words) the result output to address is  ay is set ON. ay is set OFF e stored is aunted search anding + the d) attical	Detected address  An operation error flag (A0041) is set ON and the program is not executed in the following cases. • When Z <sub>2</sub> is specified by	WM001 0002 4 11111 (The actual address is BD0022.)

#### Operand and influence flag

	WB	wм	wĸ	WF	WA	ws	W9.	TS	TR	cs	CR	BD	WL	W24	W25	W26	W30 to	W125	Expan- sion	Wi	Wj	Wk	WP	wα	d	h	Infl	uenc	e flag	)
Z1, Z2	0	0	0	0	0	0	0	0	0	0	0	0	0**	$\overline{}$	0	0	0	0	0	0	0	0	0	0	0	0	s	z	Ε	0
Ws	0	0	0	0	0	0	0	0	0	0	0	0	0**	0	0	0	0	0	0	0	Ō	0	0	0	_	-	_	-	1	_
Wd	0*	0	0	_	0	0	0	0	0	0	0	0	O**	0	0	0	0	0	0	0	0	0	0	0	-	_				

<sup>\*</sup> The input address of WB cannot be specified for Wd (operation result storage address).

\*\* When using P or PE-link, WL (including W21, W22, W23, W120, W121, W122, and W123) is also usable.

							P	roce	esso	r ( 🔯	: Applicable)	Program loader
11. Swite	ch (SW)		F3	0 F5	50 0H	F55	F60	F	70 F	80H F	120H F705 F128S F140S F150S	D05 D10S D20 LITE Software
Instruction	Switch	F177	Des	cript	tion						Example	
Symbol	⊢⊢ Bs:Z1:Z2 SW V	vd ]	Z <sub>1</sub> Z <sub>2</sub>			Swi ON OFF		ng i Wd	•	t)	├──├──[ B0001 : BD0001 : B	2D0002 SW BD0000 ]
Function	Transfer source changes to the switching input st Switching input ON: Transfer from Z <sub>1</sub> to V	tate.	Iden (Sw on t	itchi	ng i	inpu	ıt) a	re s		vn T	BD0001 1234 B00	
	Switching input OFF: Transfer from Z <sub>2</sub> to V	Wd	0	0	0	0	0	0	-	0	BD0002 5678	011
	Z2 Data is transferred.	Nd		o en P be a	-	_ PE-I	: No ink i	ot a		able		
	(2) The transfer method fro to Wd is as same as the transfer instruction (MC	at of signed										

#### Operand and influence flag

	WB	WM	WK	WF	WA	ws	W9.	TS	TR	cs	CR	BD	WL	W24	W25	W26	W30 to	W125	Expan- sion	Wi	Wj	Wk	WP	wa	d	h	Infl	uenc	e flag	<u> </u>
 Z1	0	0	0	0	0	0	0	0	0	0	0	0	0**	0	0	0	0	0	0	0	0	0	0	0	0	0	s	Z	Ε	0
<b>Z</b> 2	0	0	0	0	0	0	0	0	0	0	0	0	O**	0	0	0	0	0	0	0	0	0	0	0	0	0	_	_	1	<u></u>
Wd	0*	0	0	_	0	0	0	0	0	0	0	0	O**	0	0	0	0	0	0	0	0	0	0	0	_	-				

<sup>\*</sup> The input address of WB cannot be specified for Wd (operation result storage address).

\*\* When using P or PE-link, WL (including W21, W22, W23, W120, W121, W122, and W123) is also usable.

Processor ( :: Applicable)

W24 W25 W26 W30 W125 Sign Wi W; Wk WP WQ

Program loader

12. Mess	age transmission (MSGT)	F30 F5	0 DH <b>F55</b> F60 <b>F70 F80H</b> F120H F70	S F1265 F140S F1505 D05 D105 D20 UTE Soft- ware
Instruction	Message transmission	F182	Description	Example
Symbol	Unconditional execution  ├──[MSGT N1, N2, Z, Wd  [ DATA1~5  Conditional execution  ├──[MSGT N1, N2, Z, Wd  [ DATA1~5	]	N1: 1 = T-link 2 = P-link 3 = direct access 4 = SUMINET 5 = Expansion T-link 6 = ME-NET Note: Direct bus should be specified as T-link. N2 = Monitoring timer	[MSGT1, 1, d30, WM0 ] [DATA1 d0 ] [DATA2 d10 ] [DATA3 d1 ] [DATA4 d20 ] System 2 [DATA5 d3 ] WM20 WM21 WM22
Function	Message transmission is used to the device not belonging to own  The No. of words specified by the contents of the source are address) specified by DATA1 transmitted to the destination address) specified by DATA3  Information on transmission stored in Wd. After one transmission to the next transmission. Without next transmission is disabled.  The maximum number of wo is as follows: (1 word = 16 bits)	station. y DATA5 from ea (first , 2 are n area (first , 4. (status) is smission is efore perfoming out resetting, the d. ords transmitted	for use of SUMINET  Z = Station No.  Wd = Status word  DATA1 = Source data module No.  DATA2 = Source address  DATA3 = Destination data module No.  DATA4 = Destination address  DATA5 = Number of words transmitted  (DATA1 to 5 must be specified in decimal.)	System 1 WB10 WB11 WB12 With the above instruction, three words are transmitted from WB10 in system 1 to WM areas in system 2 via station 30 on the T-link.
	Direct bus         1018           T-link         108	8 words		
	P-link 100			
	PE-link 49			
	Direct access 101	8 words 2.5 words		
	SUMINET 1000 Expansion T-link 1000			
	ME-NET 10			
	1912-1921	<del></del>		

TS TR CS

> 0 0 0 0 O<sup>\*</sup> 0 0 0 0 0 0 0 0 0 0 0

WF WA WS W9.

0 0 0 0 CR BD

WL

#### Data module No. table

Operand and influence flag

WB WM WK

0

Z

0\* Wd

Name	Identifier	Data module No.
Input/output relay	В	0
Auxiliary relay	М	1
Keep relay	К	2
Special relay	F	3
Annunciator relay	Α	4
Differential relay	D	5
Step control relay	S	8
O.1s timer current value area	W9	9
Timer setting value area (0.01s)	TS	10
Timer current value area (0.01s)	TR	11
Counter setting value area	CS	12
Counter current value area	CR	13
Data memory	BD	14

Name	Identifier	Data module No.
Direct access area	W24	24
Analog work area	W25	25
Differential relay preceding value area	W26	26
File area	W30 to W109	30 to 109
Calendar area	W125	125
P-link (Station 0) block No.1	WL	20
P-link (Station 0) block No.2	W21	21
P-link (Station 0) block No.3	W22	22
P-link (Station 0) block No.4	W23	23
P-link (Station 1) block No.1	W120	120
P-link (Station 1) block No.2	W121	121
P-link (Station 1) block No.3	W122	122
P-link (Station 1) block No.4	W123	123

d

0 0 s Z

h

Influence flag

Ε

0

<sup>\*</sup> The input address of WB cannot be specified for Wd (operation result storage address).

\*\* When using P or PE-link, WL (including W21, W22, W23, W120, W121, W122, and W123) is also usable.

13. Mess	age reception (MSGR)	F30 F50	0 0H <b>F58</b> F60 <b>F70 F80H</b> F120H <b>F70</b>	S F120S F150S D05 D10S D20 LITE Software
Instruction	Message reception	F183	Description	Example
Symbol	Unconditional execution		N1: 1 = T-link 2 = P-link 3 = Direct access 4 = SUMINET 5 = Expansion T-link 6 = ME=NET Note: Direct bus should be specified as T-link. N2 = Monitoring timer for use of SUMINET	[MSGR1, 1, d30, WM0 ] [DATA1 d0 ] [DATA2 d0 ] [DATA3 d1 ] [DATA4 d10 ] System 2 [DATA5 d3 ] WB0 WB1
	Message transmission is used to recefrom the device not belonging to own  The No. of words specified by DAThe contents of the source area (fixed address) specified by DATA1, 2 are transmitted to the destination area address) specified by DATA3, 4.  Information on reception (status) Wd. After one reception is complet this status before performing the reception. Without resetting, the reception is disabled.  The maximum number of words is as follows: (1 word = 16 bits)	station. FA5 from rst e a (first is stored in ete, reset next	Z = Station No.  Wd = Status word  DATA1 = Source data module No.  DATA2 = Source address  DATA3 = Reception data module No.  DATA4 = Reception address  DATA5 = Number of words received  (DATA1 to 5 must be specified in decimal)	System 1 WM10 WM11 WM12 With the above instruction, three words are received from WB0 in system 2 to WM areas in system 1 via station 30 on the T-link.
	T-link 108 w P-link 108 w PE-link 498 w Direct access 1018 w SUMINET 1004 w Expansion T-link 108 w	vords vords vords vords vords vords vords vords		

WL W24 W25 W26 W30 W125 Expansion

0

0

0 0 0 0 0 0 0 s Z Ε 0

0

Wi Wj Wk WP WQ

d h Influence flag

ŧ

Processor ( ......: Applicable)

Program loader

0 Wd O'

cs

TS TR CR BD

0\*\*

0 0 0

Operand and influence flag

0 0

WB WM WK

Z

WF WA ws W9.

> 0 0 0 0 0 0 0 0

The input address of WB cannot be specified for Wd (operation result storage address).
 \*\* When using P or PE-link, WL (including W21, W22, W23, W120, W121, W122, and W123) is also usable.

# ONE-POINT ADVICE Message transmission and reception (1)


## An example of communication between two units is shown below.

The F55, F70, F80H, F120H, F70S, F120S, F140S, and F150S Series enable data transfer between two units in one link with message communication instructions.

#### 1. Message communication instructions

MSGT: Transmission instruction MSGR: Reception instruction

#### 2. Meanings of instructions



Specifying station number. See the next page.

# ONE-POINT ADVICE Message transmission and reception (1)

(continued)

### Z: Specifying station number

Data is transmitted or received via the station with the specified number Z. (Specification depends on link types.)


Link name	Specification method	Configuration	Specifiable range
<sup>-</sup> -link Direct bus-link)	Decimal	Channel No. Station No. 00 to 99 00 to 03	d0000 to d0399
P-link	Hexadecimal	P-link No. Station No.  00 to 0F 00, 01	h0000 to h000F h0100 to h010F
PE-link	Hexadecimal	PE-link No.   Station No.	h0000 to h003F h0100 to h013F
Direct access	Decimal	Slot No.	d0 to d9
SUMINET	Hexadecimal	O O Network No. Node address Port No.  1 00 01 to 7E 00 to 7F (0: Same network)	h00000100 to h007F7E00
Expansion T-link (Direct bus-link)	Decimal	Channel No. Station No.  00 to 31 00 to 03	d0000 to d0031 d0100 to d0131 d0200 to d0231 d0300 to d0331
ME-NET	Hexadecimal	ME-NET No. Station No.  00 to 3F 00, 01	h0000 to h003F h0100 to h013F

Note: If Z indirectly specified on P-link/PE-link, SUMINET, or ME-NET, the data is recognized as decimal data. Use the binary/BCD conversion instruction to store the data.


### ONE-POINT ADVICE Message transmission and reception (2)

### An example of communication between systems is shown below.


## 3. Meanings of data




#### 4. Example program



Five words are transmitted from the data memory area BD6 to BD10 in system 1 to user file 30 in system 2.





## 3-4-9 Analog instructions

#### 1. Analog

 The eleven types of analog instructions (having) different functions) are as follows. F30, F50, and F50H series do not support analog instructions.

nstruction	Symbol	Function	F55, F60, F70, F80H, F120	F70S, F120S, F140S, F150S
1) Upper limit		A upper limit IZI is set for the value of Ws and a value within this limit is transferred to Wd.	0	0
2) Lower limit		A lower limit IZI is set for the value of Ws and a value within this limit is transferred to Wd.	0	0
3) Upper and lower imit	H ⊢ [ Ws	Sets the upper limit of the Ws value at Z1 and the lower limit of the Ws at Z2 for transfer to Wd.	_	0
(4) Dead band		Z  is processed as a dead band value. When Ws >  Z , the result of (Ws -  Z ) is output to Wd. When Ws < - Z , the result of (Ws +  Z ) is output to Wd.		0
(5) Bias	H⊢[ws ‡wd:z ]	Z  is processed as a bias value. When Ws > 0, the result of (Ws +  Z ) is output to Wd. When Ws < 0, the result of (Ws -  Z ) is output to Wd. When Ws = 0, 0 is output to Wd.	_	0
(6) Filter FIL	HH ws FIL Wd:Z:N	Ws is filtered and output to Wd.		0
(7) Differential DIF	HH Ws DIF Wd:Z:N	Ws is differentiated and output to Wd.	_	0
(8) Integral INT	HH[Ws INT Wd:Z:N]	Ws is integrated and output to Wd.	_	0
(9) Sampling hold	Bs:Ws HOLD Wd:Z:N	While contact input is ON, Ws is being sampled. Just when contact input is OFF, Ws is held and output to Wd.	_	0
(10) Multi-percent	$\left\{ \begin{array}{c c} & & & \\ & & & \\ \end{array} \right\} \left[ \begin{array}{c} Z_1 \text{ MLTP } Z_2 \rightarrow Wd \end{array} \right]$	Z <sub>1</sub> is multiplied by Z <sub>2</sub> , and the result is divided by 100. The quotient is stored in Wd. The remainder is not saved.	_	0
(11) Divide-percent	$\vdash \vdash [Z_1 \text{ DIVP } Z_2 \rightarrow Wd]$	Z <sub>1</sub> is multiplied by 100, and the result is divided by Z <sub>2</sub> . The quotient is stored in Wd. The remainder is not saved.	_	0

○: Available —: Not available

Program loader

#### Processor ( :: Applicable) F30 F50 F55 FOO FOO FOOH F120H F70S F120S F140S F150S D05 D10S D20 LITE SOF 2. Upper limit ( ) F110 Example Instruction Upper limit Symbol Wd:Z ⊢⊣⊢ Ms Wd (Output) † d2000 ① A upper limit (Z) is set for the **Function** value of Ws and a value within this limit is transferred to Wd. ① WB000 1,500 - WM000 1,500 (BCD 4 digits) Wd (Output) † (BCD 4 digits) ② WB000 2,500 - WM000 2,000 (BCD 4 digits) (BCD 4 digits) Ws (Input) 2 In F60 series, W (file) cannot be specified as operand. 3 Ws should be BCD data. 4 The upper limit Z should be within Wd storage area. 16 bit data area: -7,<mark>99</mark>9 to 7,999 32 bit data area: -79,999,999 to 79,999,999

W24 W25 W26 W30 W125

Wj Wk

0 0 0 0

0 0 0 0 0 0 0

WP WQ

0

Influence flag

Ε

0

s Z

0 \*The input address of WB cannot be specified for Wd (operation result storage address).

0

Operand and influence flag

О 0

WF WA ws W9. TS TR cs

> 0 0 0 0

0

0 0 0

WB WM WK

0 0 0 0 0 0 0 0 0 0 0 0

0 0

Ws

Wd O' 0 0

z

CR ВD WL

0

0

0 0 0 Q, 0 0 0 0 0 0 0 0 0 0 0 0

o<sup>\*</sup>

o\* 0 0 0 0

0

0 0 О 0 0 0

<sup>\*\*</sup> When using P or PE-link, WL (including W21, W22, W23, W120, W121, W122, and W123) is also usable.

. Lowe	· limi	t (-	<del>}</del>	)						F	30 F	50 50H	F56	Pro <b>F60</b>	F70	F801	4 F120	: Apı	plica PS F1:	ble) ROS F1	40S F	1505				LITI		ift.
nstruction		ver lim					F11	1		Ex	ampl	e																
Symbol		[N	1s		_	Wd :	z	]				-		-[wi	3000	0 =	<del> </del> '	WM	0000	: d1	000	]						
													٧	<b>V</b> d (0	Outpu d	ut) † 11000	1	<u>.</u>	/	•								
Function	l w	lower li s and a insferre	value	e wit	set f hin t	or th his l	ie va imit	lue ( is	ot						 مر					Ws	(Inpu	- t)						
	\	Wd (Ou <sup>-</sup> —		Z			- 						WBC	(BC	D 4	digit	s)			(BCI	,500 0 4 d	igits -	)					
			مممر		Ws	(Inp	out)					(2)	WB		D 4				IVIUU	(BCI	D 4 d	يا ligits	;)					
	(3	32 hit	ied as rould pper corage data 999 te	s ope be B limit e area area o 7,9 area	erand CD ( Z sh a. i: 99	d. data. nould	d be	with	iin																			
Operan	d and	influe	nce fl	ag											woo l		Expan-	100	AAG:	Wk	WP	wo	d	h	Infl	uence	e fla	
WB	WM	wk W	WA				TR	cs	CR	_	WL O**		W25	W26	0	W125	sion	Wi O	Wj O	O	0	0		<del>"</del> -	S	z	E	Ĭ
Ws O	0	00	+-	0	0	0	0	0	0	0	0**	0 0	0	0	0	0	0	0	0	0	0	0	_	Ξ	E	_	†	1
Wd O	0	0 -	0	0	0	0	0	0	0	0	0"	6	0	0	0	0	0	0	0	0	0	0	0	E				

<sup>\*</sup>The input address of WB cannot be specified for Wd (operation result storage address).

\*\*When using P or PE-link, WL (including W21, W22, W23, W120, W121, W122, and W123) is also usable.

#### Processor ( Applicable) Program loader F30 F50 F55 F70 F80H F120H F70S F120S F140S F150S D05 D10S D20 LITE Soft 4. Upper and lower limit Instruction Upper and lower limit F112 Example Symbol ├─{ BD0001 <del>|</del> BD0000 : d3000 : d100 } For BD0001 4000 , BD0000 3000 . For BD0001 2000 , BD0000 2000 . **Function** ① An upper limit (Z1) and a lower limit For BD0001 50, BD0000 100. (Z2) are set for the value of Ws and a value within these limits is d3000 transferred to Wd. 2000 Wd (Output) † 100 2000 d4000 ② If $Z_1 \le Z_2$ , the lower limit is used and the upper limit is ignored. 3 Ws should be BCD data. 4 The limit Z<sub>1</sub> and Z<sub>2</sub> should be within Wd storage area. 16 bit data area: -7,999 to 7,999 32 bit data area: -79,999,999 to 79,999,999

Operand	and	influence	flag

	WB	wм	wĸ	WF	WA	ws	W9.	TS	TR	cs	CR	BD	WL	W24	W25	W26	W30 to	W125	Expan- sion	Wi	Wj	Wk	WP	wα	d	h	Infl	uenc	e flaç	<del></del>
Ws	0	0	0	0	0	0	0	0	0	0	0	0	0**	0	0	0	0	0	0	0	0	0	0	0	_	_	s	z	Е	0
Wd	0*	0	0	_	0	0	0	0	0	0	0	0	0**	0	0	0	0	0	0	0	0	0	0	0	-	-	_	_	+	1
Z1,Z2	0	0	0	0	0	0	0	0	0	0	0	0	O**	0	0	0	0	0	0	0	0	0	0	0	0					

<sup>\*</sup> The input address of WB cannot be specified for Wd (operation result storage address).

\*\*When using P or PE-link, WL (including W21, W22, W23, W120, W121, W122, and W123) is also usable.

#### Processor ( :: Applicable) Program loader F60 F70 F80H F120H F705 F1206 F140 F150 D05 D105 D20 LITE Soft F30 F50H 5. Dead band Example Instruction Dead band Symbol 1-1 For BD0001 4000, BD0000 1000 For BD0001 2000 , BD0000 1) IZI is processed as a dead band **Function** For BD0001 [-6000], BD0000 [-3000]. width. When Ws > IZI, the result of (Ws -IZI) is output to Wd. (+) | 3000 When Ws < -IZI, the result of (Ws + IZI) is output to Wd. In other cases, 0 is output to Wd. 3000 6000 3000 ② Ws should be BCD data. 3 The dead band width Z should be within Wd storage area. 16 bit data area: 0 to 7,999 32 bit data area: 0 to 79,999,999 Operand and influence flag

WL W24 W25 W26

0 0

0 0 0 0 0 0

> 0 0 0 0 0

0

0

0\*

0 0 0 0

CR BD

CS

#### Note on programming

WB WM WK

0 0 0

O, 0

Wd

WF WA ws W9. TS

0

0

0

0

When Ws indicates a 32-bit data area and Wd specifies a 16-bit data area, data may overflow depending on the Ws and Z set values.

0 0

0

0 0 0 0 0 0 0

#### Example:

Example:		
Ws = BD0	Z	Wd = WM0
70000	d100	7999

 Overflow flag A40 is set to ON and the maximum storage value 7999 is stored.

W30 W125 Expansion

0 0 WP wa d h

Wk Wj Wi

> 0 0 0

0 0 0

0 0

0

Influence flag

Z E 0


S

<sup>0</sup> 0 0 0 Q\* 0 0 0 0 0 0 0 0 0

<sup>\*</sup>The input address of WB cannot be specified for Wd (operation result storage address).

\*\*When using P or PE-link, WL (including W21, W22, W23, W120, W121, W122, and W123) is also usable.

O



\* The input address of WB cannot be specified for Wd (operation result storage address).

Ws

Wd 0\*

Ζ  o\*

O\*

 ŧ

<sup>\*\*</sup> When using P or PE-link, WL (including W21, W22, W23, W120, W121, W122, and W123) is also usable.

7. Filter (	FIL)			F80H F120H F70S F120S F146S F150S D05 D10S D20 LITE \$
Instruction	Filter	F115	Description	Example
Symbol	⊢⊣⊢[Ms FIL Wd:2	Z:N ]	1) This instruction is used with the fixed cycle	Fixed-cycle level 2 interrupt processing progran 1 second (1000ms) cycle
	Z: Time constant for filter/ $\Delta T$ $\Delta T \times Z = Time$ constant for filte	er .	program.  ② The processing	PROG 50:1000:0

AT: Sample cycle of fixed-cycle processing
N: Analog work area number (0 to 255)

Function

① Ws is filtered and output to Wd.
② The same analog work area
number N must not be used in
other analog instructions. If the
same number N is used, a user
③ program error will occur.
If N is outside the specified range,

If N is outside the specified range,

a user program error will occur.

When Z<0, an operation execution error will occur.

with the fixed cycle program.

② The processing method is as follows: Wdn = {(Ws + Rn-1 - Wdn-1) /Z} + Wdn-1 Wdn and Wdn-1 are stored at every sample cycle of fixed cycle processing.
Rn-1 indicates the remainder of the previous calculated value.

value.

③ When time constant for filter = 30ms and fixed cycle ΔT = Δ10ms, Z becomes 3.

Input signal After filter processing

If Z = 3

If Z = 25

Time constant for filter: 3 seconds

Operand and influence flag


_	WB	WM	wĸ	WF	WA	ws	W9.	TS	TR	cs	CR	BD	WL	W24	W25	W26	W30	W125	Expan- sion	Wi	Wj	Wk	WP	wα	d	h	Infl	uenc	e flag	<u> </u>
Ws	0	0	0	0	0	0	0	0	0	0	0	0	0**		0	0	0	0	0	0	0	0	0	0	_	_	s	Z	E	0
Wd	0*	0	0	-	0	0	0	0	0	0	0	0	0**	0	0	0	0	0	0	0	0	0	0	0	_	_	_	-	t	1
Z	Ō	0	0	0	0	0	0	0	0	0	0	0	O**	0	0	0	0	0	0	0	0	0	0	0	0	_				

\*The input address of WB cannot be specified for Wd (operation result storage address).


#### **Programming advice**

The filter instruction is used to protect the analog meter from abrupt fluctuation caused by steep data

changes when the PC analog output is connected to the analog meter.



When the filter instruction is used, movement of the analog meter indicator needle is smoothed.



<sup>\*\*</sup>When using P or PE-link, WL (including W21, W22, W23, W120, W121, W122, and W123) is also usable.

															Proc	esso	r ( 🏻	::	Appl	icabl	e)			Pr	ogra	m lo	ader	
8. Differe												F50	H F5	5 F6	60 F	70 F	8 <b>0</b> H	F120H	F70S	F1205	F140	S F154	S D	)5 D	108	220	JTE ,	Soft- ware
Instruction	Diffe	rent	ial				F	116	•	De	escri	ptio	n				Exa	mple	9									
Symbol	Ζ: ΔΤ, [ ΔΤ/2 [ ΔΤ: \$		(2) 1 (2) 1 (3) 1 (4) 1	with prog The s area not b anali	the ram sam nun e us	fixed e an nber sed i	on is d-cyc alog N m n oth	wor wst ner ns. If	k	1 se	cond [F 012	d (10 PROC	00m G	s) c <sub>\</sub> 50		000 :	0			ograi	m:							
N: Analog work area number (0 to 255)  Function  ① Ws is differentiated and output to Wd.  The processing method is as follows:  Wd = (Wsn - Wsn-1)/Z  Wsn and Wsn-1 are stored at every sampe cycle of fixed-cycle processing ② If Z < 0, an operation execution error will occur.										3) 3) 5	used error f N i spec	, a u will s ou ified ram	iser Locc Itside Lran	mber prog ur. e the ge, a or wi	ram							Diffe	erent	ial ti	me:	0.2 \$	secor	nd
Operand a	nd infl	uen	ce fla	ag																								
WB W	WM WK WF WA WS W9. TS TR CS									BD		W24	W25	W26	W30 to	W125	Expan- sion	Wi	Wj	Wk	WP	wα	d	h	Infl	uenc	e flag	
Ws O C	0	0	0	0	0	0	0	0	0	0	0**	0	0	0	0	0	0	0	0	0	0	0	_	_	s	Z	E	0
Mq O, C			0	0	0	0	0	0	0	0	0**	0	0	0	0	0	0	0	0	0	0	0		_	_	_	1	<u>†</u>
z 0 0		0	0	0	0	0	0	0	0	0	O**	0	0	0	0	0	0	0	0	0	0	0	0	_				

<sup>\*</sup>The input address of WB cannot be specified for Wd (operation result storage address).

\*\*When using P or PE-link, WL (including W21, W22, W23, W120, W121, W122, and W123) is also usable.

			Process	sor ( . Applicable)	Program loader
9. Integra	al (INT)		F30 F50 F55 F60 F70	F80H F120H <b>F70S F120S F140S F150S</b>	D05 D105 D20 LITE Software
Instruction	Integral	F117	Description	Example	· • • • • • • • • • • • • • • • • • • •
Symbol	├─I├─[Ws INT Wd : Z Z: Integral time/ΔT [ΔT x Z = Integral time ΔT: Sample cycle of fixed-cycle N: Analog work area number	processing]	This instruction is used with the fixed-cycle program.     The same analog work area number N must not be used in other analog instructions. If the same	Fixed-cycle level 2 interrup 1 second (1000ms) cycle PROG 50: 1000 B0011 H-[WB0000 INT WM	0:0
Function	① Ws is integrated and out The processing method follows: Wdn = {{Ws + Rr Wdn-1} Wdn and Wdn-1 are store sample cycle of fixed-cyc processing. Rn-1 indicates the remain previous calculated valu ② If Z < 0, an operation exe error will occur.	is as n-1)/Z} + ed at every cle nder of the e.	number N is used, a user program error will occur.  ③ If N is outside the specified range, a user program error will occur.	Inte	 gral time: 10 seconds

#### Operand and influence flag

	WB	wм	wĸ	WF	WA	ws	W9.	TS	TR	cs	CR	BD	WL	W24	W25	W26	W30 to	W125	Expan- sion	Wi	Wj	Wk	WP	wα	d	h	Infl	uenc	e flag	j
Ws	0	0	0	0	0	0	0	0	0	0	0	0	O**	0	0	0	0	0	0	0	0	0	0	0	_	-	S	z	Ε	0
Wd	0*	0	0	-	0	0	0	0	0	0	0	0	O**	0	0	0	0	0	0	0	0	0	0	0	_	_	-	-	Ħ	1
Z	0	0	0	0	0	0	0	0	0	0	0	0	<b>O</b> **	0	0	0	0	0	0	0	0	0	0	0	0	-				

<sup>\*</sup>The input address of WB cannot be specified for Wd (operation result storage address).

\*\*When using P or PE-link, WL (including W21, W22, W23, W120, W121, W122, and W123) is also usable.

10 500																	Proce	essoi	r ( 🔤	: <i>F</i>	Applic	cable	;)			Pro	ograi	n loa	der
Symbol    Head   Bs : Ws HOLD Wd : N   Bs: Sample hold timing input N: Analog work area number (0 to 255)     The following identifiers can be used for sample hold timing input (Bs).	0. Sam	plin	g h	old (	HO	LD)							F30	F50 F50H	F55	5 F6	0 F	70 F8	80H F	120H	70\$	F120S	F1405	£1500	DO:	5 01	0S D	20 L	ITE Soft- Ware
Bs: Sample hold timing input (Bs).  Bs: Sample hold timing input (	structio	n S	amp	oling	hole	t			F1	18		De	scrip	tion	)				Ex	amp	le								
When the contact input is ON, Ws is read. While contact input is OFF, Ws is held and output to Wd.  O: Available  -: Not	ymbol	В	s: Sa	- impl	e hol	d tin	ning	inpu	t	_	i)	f 	an benold t	e us imir K I	ed fing in	or sanput	S T O P Q	le	B002		, L		_	000 1	HOLD	WE	0001	:5	
WB WM WK WF WA WS W9. TS TR CS CR BD WL W24 W25 W26 W30 W125 Sion Wi Wj Wk WP WQ d h In	unction	N: Analog work area number (0 to 255)  The state of the contact input is ON, Ws is read. While contact input is OFF, Ws is held and output to Wd.										3	The sarea renot be analoche saused, error of N is speciforogr	ame num e us g in a u: will s out fied	o: / -: led instruction occurrence occurrenc	Avail. Not a alog N m n otl iction mber prog ur. e the ge, a	able work work her ns. If r N is ram	ble k	San	nplin	<u> </u>		old	450		Sá	impli	ng	Hold 250
	Operand	and	d infl	luen	ce fla	g						<del></del>							ie										
- W-LO LO L		-	-						-	-										_	<del></del>				d	h	$\vdash$	uenc	<del></del>
Ws 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Ws 0	0	0	0	0	0 0	0 0	0	0	0	9	0		0	0	0	0	0	0	<u> </u>	H	0	0 0	0 0	_	-	<u>s</u>	Z _	E O

<sup>\*</sup>The input address of WB cannot be specified for Wd (operation result storage address).

\*\*When using P or PE-link, WL (including W21, W22, W23, W120, W121, W122, and W123) is also usable.

11. N	fulti	i-pe	rcer	rt (N	ИLTI	P)							F30 F	F50 50H	F55				( EEEE					F150S	D05		gram S D2			oft are
Instruc	tion	М	ulti-	perc	ent				F11	9		E×	amp	le																_
Symb			Z1 is	s mu	ıltipl	ied t	and t	the c	res	ult is	is			For resi	BD0 ults i	000 n B[	= 50	00 a 2 = [	P BI and B 625	D00						ı				
	<ul> <li>Inction</li> <li>In is multiplied by Z2, the result is divided by 100, and the quotient is stored in Wd. The remainder is not saved.</li> <li>If the result exceeds the data range of Wd, the overflow relay is turned ON and the maximum (minimum) value is stored in Wd.</li> </ul>																													
Ope	rand	and			_								г <u>Т</u> .				W30 l	WA OF	Expan-	Wi	Wi	\A/L	WP	wo	d	h	Infl	jence	e flag	
	wв	wм	wĸ	WF	WA			TS	_	cs			WL						sion_	0	0	0	0	0	o	<u> </u>	S	z	E	0
Ζı	0	0	0	0	0	0	0	0	0	0	0	0	0**	0	0	0	0	0	0	0	0	0	0	0	0	-	1	<b>‡</b>	+	+
Z2	0	0	0	0	0	0	0	0	0	0	0	0	O**	0	0 0	0 0	0	0	0	0	0	0	0	0		_				
Wd	0*	0	0		0	0	0	0	0	0	10	10	LOT	0	0	10						_	. –	. ~ .	ı		1			

<sup>\*</sup>The input address of WB cannot be specified for Wd (operation result storage address).

\*\*When using P or PE-link, WL (including W21, W22, W23, W120, W121, W122, and W123) is also usable.

		_											F30	F50	H F5!					120H	******************			S F150	S DO	1000		m loa		
12. [									-			 			_								1							ware
Instru	CTIO	n L	Divid	e pe	rcer	11				20			Exar	npie																
Symb	ool		<b>⊢</b> -1+	<b>—[</b> :	Z1	DIVF	•	Z2	- Wd	ı ]				Fo	r BD	BD0	) = [ <del>6</del>	325	and	D000 BD00	001_	= [12	2500	2]—  ,	4					
Funct	① Z1 is multiplied by 100, the result is divided by Z2, and the quotient is stored in Wd. The remainder is not saved. ② If the result exceeds the data range of Wd, the overflow relay is turned ON and the maximum (minimum) value is stored in Wd.																625 12	x 100 500	<u>0</u> = {	5		***								
Oper	and	and	l infl	uen	ce fl	ag																								
	WB	wм	wĸ	WF	WA	ws	W9.	TS	TR	cs	CR	BD	WL	W24	W25	W26	W30 to	W125	Expan- sion	Wi	Wj	Wk	WP	wα	d	h	Infi	uenc	e fla	9
Zı	0	0	0	0	0	0	0	0	0	0	0	0	0**	0	0	0	0	0	0	0	0	0	0	0	0	_	s	z	E	0
Z2	0	0	0	0	0	0	0	0	0	0	0	0	<b>o</b> **	0	0	0	0	0	0	0	0	0	0	0	0		#	<b>‡</b>	1	1
Wd	0*	0	0	_	0	0	0	0	0	0	0	0	O**	0	0	0	0	0	0	0	0	0	0	0	_					

<sup>\*</sup>The input address of WB cannot be specified for Wd (operation result storage address).

\*\*When using P or PE-link, WL (including W21, W22, W23, W120, W121, W122, and W123) is also usable.

### 3-4-10 Trigonometric functions

#### 1. Trigonometric

 The six types of functions (having different functions) are as follows. Trigonometric function instructions are supported by F70S, F120S, F140S, and F150S series.


Instruction	Abbreviation	Symbol			Function
(1) SIN	SIN	Z SIN	Wd	]	The sine, cosine, and tangent are calculated.  Input range: ±360° step 0.1°
(2) COS	cos	├_[ z cos	Wd	]	Input unit: Value increased by 10 times Output unit: Value increased by 10000 times
(3) TAN	TAN	E Z TAN	Wd	]	
(4) ASIN	ASIN	├─[ z ASIN	Wd	]	The arcsine, arccosine, and arctangent are calculated. Output: ±90°, 0 to 180°, ±90° accuracy 0.1°
(5) ACOS	ACOS	├─[ z ACOS	Wd	3	Output unit: Value increased by 10 times Input unit: Value increased by 10000 times
(6) ATAN	ATAN	├─[ Z ATAN	Wd	]	

#### Data formats and operation execution

- ① All operations are executed using the signed BCD 8-digit format (regardless of the amount of source data).
- ② If an error flag (A0041) is set ON, operation execution is inhibited. \*Example: the source data does not use the BCD format)
- ③ If the operation result exceeds the capacity of the storage destination, only the maximum capacity of the destination is stored and the overflow flag (A0040) is set.
- 4 If the operation result is a negative value, the sign flag (F004E) is set ON.
- (5) If the operation result is zero, the zero flag (F004F) is set ON.

- 6 The sign flag (F004E) and zero flag (F004F) are set ON and OFF for every execution of instructions in a program.
- If the overflow flag (A0040) and operation error flag (A0041) are set ON, these flags stay ON until power is turned OFF or until they are reset by the user program. These flags also stay ON until they are reset by operation from the program loader. Operation continues regardless of whether these flags are ON or OFF.

Example: Error indication and resetting by user program



Program loader

Instruction	Trigonometric func	tions	F90, F91, F92	Description	Example
Symbol	☐ Z SIN☐ Z COS☐ ☐ The sine is calculated as a		]	① TAN90° is output as a maximum positive value. ② If input is 10.5 degrees, input data is 105.	B001E

Processor ( :: Applicable)

#### Operand and influence flag

The tangent is calculated.

Input range:

Output unit:

Input unit:

						-																			_					
	WB	WM	WK	WF	WA	ws	W9.	TS	TR	cs	CR	BD	WL	W24	W25	W26	W30 to	W125	Expan- sion	Wi	Wj	Wk	WP	wα	d	h	Infl	uenc	e flag	1
z	0	0	0	0	0	0	0	0	0	0	0	0	0**	-	0	0	0	0	0	0	0	0	0	0	0	-	s	Z	E	0
Wd	0*	0	0	-	0	0	0	0	0	0	0	0	0**	0	0	0	0	0	0	0	0	0	0	0	ı	_	<b>‡</b>	<b>‡</b>	1	1

±360° step 0.1°

10 times

Output accuracy: Rounded to 0.0001

10000 times

Value increased by

Value increased by

<sup>\*</sup>The input address of WB cannot be specified for Wd (operation result storage address).

\*\*When using P or PE-link, WL (including W21, W22, W23, W120, W121, W122, and W123) is also usable.

1) The arcsine is calculated.

② The arccosine is calculated.

3 The arctangent is calculated.

#### 3. Inverse trigonometric functions F30 F50 F50H F70 F80H F120H F70S F120S F140S F150S D05 D10S D20 LITE Soft F55 (ASIN, ACOS, ATAN) Inverse trigonometric functions F93, F94, F95 Description Example Instruction ① ASIN and ACOS accuracy B001E Symbol ⊢⊢[Z ASIN ] Wd BD0000 ATAN BD0010 i) Input: -0.9 to 0.9 Output accuracy: 0.1° ⊢⊢ Z ACOS Wd ] For BD0000 of 17320, instruction execution ii) Input: 0.9 to 1.0 ⊢⊢ Z ATAN ] Wd -0.9 to -1.0 results in BD0010 600. ② If input > 1 or input < -1 BD0000 means 1.7320, and BD0010 means 60°. at ASIN and ACOS, an operation error occurs

Processor ( : Applicable)

Program loader

H

10 times
Output range: ±360° accuracy 0.1°

Input unit:

Output unit:

Function

Орє	Operand and influence flag																													
	wв	wм	wĸ	WF	WA	ws	W9.	TS	TR	cs	CR	BD	WL	W24	W25	W26	W30 to	W125	Expan- sion	Wi	Wj	Wk	WP	ΜŒ	d	ħ	Infl	uence	e flag	)
Z	0	0	0	0	0	0	0	0	0	0	0	0	0**	0	0	0	0	0	0	0	0	0	0	0	0	-	s	Z	E	0
Wd	0*	0	0	-	0	0	0	0	0	0	0	0	0**	0	0	0	0	0	0	0	0	0	0	0	-	1	44	‡	ŧ	ŧ

and operation is

disabled.

Value increased by

Value increased by

10000 times

The input address of WB cannot be specified for Wd (operation result storage address).

<sup>\*\*</sup> When using P or PE-link, WL (including W21, W22, W23, W120, W121, W122, and W123) is also usable.

#### 3-4-11 Files

#### 1. File instructions

• The types of file instructions (having different functions) are as follows.


Some of these instructions operate independently, while others operate in combination.

	Application	Write/	read fi	le	Tracking file	Read-only file	F30 to	F60	F55, F80H, F70, F120H,
Instruction		*1		*2			F50H		F120S, F140S F150S
(1) File definition	(FILE)	•-			•		Provided	Provided	Provided
(2) Selector	(SEL)	0-		) 🕶	0+	0	Provided	Provided	Provided
(3) Deselector	(DSEL)	0-		)+	0-		Provided	Provided	Provided
(4) File store	(FFST)				•			Provided	Provided
(5) FIFO load	(FIFO)				0+			Provided	Provided
(6) FILO load	(FILO)				0-			Provided	Provided
(7) File clear	(FLCL)	0-		) <b>—</b>	0-		Provided	Provided	Provided
(8) File read	(RFIL)	0-			0+	0-			Provided
(9) File write	(WFIL)	0-			0+				Provided
(10) File informatio	in (FINF)				0-				Provided
(11) Data table defi	nition (TABL)					•	Provided	Provided	Provided
(12) Data	(DATA)					•	Provided	Provided	Provided
(13) Data end	(DEND)					•	Provided	Provided	Provided


- : Indicates an instruction required for the corresponding application.
- O: Indicates an instruction to be optionally used for the corresponding application.
- \*1 : Using user files
- \*2 : Using system files (data modules numbered 0 to 26, 120 to 123, 125)

# Examples of applications (concept)

## (1) FLCL




#### (2) SEL, FILE



file is copied and stored at the specified word

address of the specified memory.


## (3) DSEL, FILE



Note: Indirect specification is possible.

Data at the specified word address of specified memory is copied and stored on the specified page of specified file.

#### (4) FFST, FIFO or FILO




Stored from the top, fetched from the bottom

Data is stored in the specified file. If the FIFO instruction is used, the data stored first is fetched first.

If the FILO instruction is used, the data stored last is fetched first.

## (5) TABL, DATA, DEND, SEL



A user program is used to generate a file and the information to be stored in the file.

The SEL instruction is used to copy the data stored on a specified page and store it at the specified word address of the specified memory.

			Processor ( Applicable) Program loader
2. File de	finition (FILE)		F30 F50 F50 F50 F50 F70 F80H F120H F70S F120S F140S F56S D05 D10S D20 LITE Soft-
Instruction	File definition	F193	Example
Symbol	FILE N1: N2: N1: File No. N2: X size N3: Y size X: Data format (S		(1) Example    FILE 30:4:3:BD   0   X1   1   X2   Y1
Function	A user file is regist area is assigned in area.     The FILE instruction an area when the programmer is started or the programmer is a started or the programmer.     Data format    SI	ered and its the file data on only acquires processor is gram is modified.	X1 Y3

Operand	lr	ıflu	end	e f	lag	
and influence	s	Z	Ε	0	FE	FF
flag		+	-	_	-	-

### File No. available for each MICREX-F series

F30, F50, F50H, F60	F55, F70, F80H, F120H, F70S, F120S, F140S, F150S
30 to 45	30 to 109

### File size for each MICREX-F series

Series	N×N									
	1 word = 16 bits	1 word = 32 bits								
F30, F50, F50H	128	64								
F60	1024	512								
F80H	4095	3840								
F120H	4095	4095								
F70S, F120S, F140S, F150S	4096	4096								


## ONF-POINT ADVICE Notes on data format and size differences

## Notes on data format, writing and reading of user files

The data format of a user file is defined as SI, DI or BD.

User file data is written and ready by using such instructions as FFST, FIFO, FILO, SEL and DSEL. The data differences in terms of the set data format and I/O area sizes are as follows.

## 1. When user file data format is designated as SI (16-bit long binary data)




Monitoring on program loader (BCD)

Ws	Wd
-00000001	-00000001
-0000001	00008001
-00000001	00000001
-00000001	00000001

As shown in the above figure, Ws and Wd have different contents when the I/O area sizes are different.

The result of this operation becomes the same as that of the LMOV instruction.


### 2. When user file data format is designated as DI (32-bit long binary data)



Ws	Wd
-00000001	-00000001
-00000001	00008001
-0000001	-0000001
-00000001	00000001

The result of this operation becomes the same as that of the LMOV instruction.

### 3. When user file data format is designated as BD (BCD 8 digits)



Ws	Wd
-00000001	-00000001
-0000001	-0000001
-00000001	-0000001
-00000001	-0000001
00010000	00007999

As shown in the above figure, the operation becomes the same as that of the MOV instruction. Be careful


and read data to the data area having different data length.

ONE-POINT ADVICE User file display differences depending on data format

## User file data format and its monitor display

The data format of a user file is defined as SI, DI or BD.

The comparison circuit between data of user files (30 and 31) and data of counter C0 is monitored as shown below.



	Data				
Address	Binary 0123456789ABCDEF	Decimal	Hexadecimal	BCD	
W30. 0	0000000100000000	256	100	100	
1	0000001000000000	512	200	200	

Note:

Regardless of d (BCD) or h (Hex) being designated in the DATA statement, the data is recognized identical. (d100=h100)

However, when a ladder program is monitored, the data designated h (Hex) is displayed in decimal notation.

									Processor ( : Applicable)										Program loader								
		· 1 \				F	30 F50	F55	F60	F70 f	8011	F120H	F705	F120	5 F140	S F1	KIS T	)05 C	1105	D20	LIT	E So	rt- ire				
3. Selection		_					F19			<u> </u>	ample																<b>=</b>
Symbol		├─_[ N : Z SEL Wd ] N: Data module No. or file No.										(1) Example															
Function	Eby WW FOOD Z Z T to d d d d E e e e e e e e e e e e e e e e	the file d ansferre ther formata. Z is specification. Ven who executed hanged. T30, F5 V (file) c	ata i i ata i at	n SI sibin s	or E ary crans: a he is ha	MODI for data ferror exact and least runter	/d rma . Di aed a decined a	t is ata in s BCD mal s BCD n is ot ries,		(3)	7999	3450 3450 Z is trans Z is ram	of set not B sfer da large error fined u	E E I I I I I I I I I I I I I I I I I I	WM0 WM0 wm0 wm0 wm0 wm0 wm0 wm0 wm1 ags	000 [ 001 [ 110 [ 000 [ E: As the first specific	7 9 9 (BCI)  7 (BCI)  of e  0	9 (9 (0 ) 4 (0 ) 0 (0 )	9999 digits 1 0 9 9 digits 2 out	operalu	eran A00 (Tra	41 is insfe Wd. e file.	set r is	ON not	o valo store exec 040) 041)	ed.)	d.) sent.
Operand	d and in	fluence	flag																								
WB	wm wk	WF WA	ws	W9.	TS	TR	cs	CR B			W24 W25	W26	W <sup>30</sup> W	25 Expansion	Wi	Wj	Wk	WP	-	đ	h	Influ	ence	flag	<u> </u>		
z O	0 0	00	0	0	0	0	0	0 (		O**	0	0	0 0	0	0	0	0	0	$\vdash$	0	0	S	Z	E	0	FE	FF
Wd O*	0 0	- 0	0	0	0	0	0	0 (	)	o**	0 0	0	0 (	0	0	0	0	0	0		_		-	†	1	_	_

<sup>\*</sup>The input address of WB cannot be specified for Wd (operation result storage address).

\*\*When using P or PE-link, WL (including W21, W22, W23, W120, W121, W122, and W123) is also usable.

#### Processor ( : Applicable) Program loader F30 F50H F56 F60 F70 F86H F12H F70S F126S F146S F166S D06 D10S D20 LITE Sen 4. Deselector (DSEL) F196 Instruction Deselector Example Symbol (1) Example — Z₁ **DSEL** N: Z2 ├──├─ [ BD0000 ] DSEL 30: WM0000 N: Data module No. or file No. File No.30 **Function** 1 Z<sub>1</sub> is transferred to the position specified by Z2 in file No.N File N: 0 to 125 2 3 4 - Z2 5 6 WM000 10 7 (BCD 4 digits) 8 2 The file data in SI or DI format is 9 transferred as binary data. Data in 10 7999 BD0000 7999 other formats is transferred as 11 (BCD 8 digits) BCD data. Example of erroneous operand Z2 3 If Z<sub>2</sub> is specified as a hexadecimal direct value, it is handled as BCD Flag WM000 [ 0 0 0 A A0041 is set ON. 4 Even when the DSEL instruction is (Transfer is not executed.) executed, the file pointer is not WM000 0 0 1 changed. (5) In F30, F50, F50H, and F60 series, (2) Conditions of setting flags W (file) cannot be specified as 1) Data Z2 is not BCD data. (E: A0041) operand. ② The data Z2 is larger than the maximum word address of the file. (E: A0041) ③ The transfer data is larger than the maximum number of N. (O: A0040) (3) A program error occurs in the following cases. 1) An undefined user file is specified, or specified module No. is not present. 2 Z2 is specified as a direct value of d12 or higher (as shown in the above example.) 3 A data table No. is specified by N. Operand and influence flag BD WL W24 W25 W26 W30 W125 Expan-WB|WM|WK|WF|WA|WS|W9.|TS TR CS CR Wi Wj Wk WP WQ ď Influence flag Z1 0 0 0 0 0 0 0 0 0\*\*0 0 0 0 0 10 0 00 0 0 0 0 0 0 0 0 S Z Ε FF 0 FE

0

0\*\*

0 0 00

0 0 0 0 0 0 0 0

0 0

0

Z2 0 0 0 0 0 0

<sup>0</sup> \*\* When using P or PE-link, WL (including W21, W22, W23, W120, W121, W122, and W123) is also usable.


# ONE-POINT ADVICE Indirect timer/counter specification circuit

# An example of using the DSEL file instruction is shown below.


- 1. Instruction AND, DSEL
- 2. Operation

Free setting of timer/counter via external digital switch without using a loader.

#### 3. System diagram



### 4. Program



Checking: After storing the above sequence, set the timer set value (TS) or counter set value (CS) while displaying the internal data with the loader.

ADDRESS	BIN	}			Di	EC		HEX		8CD
	Ŧ	¥	Ŧ	Ŧ						Data are set in TS0, 1 area.
TS0000					Ŧ		ŧ		Ť	00001234
T50001					ŧ		Ŧ		+	60902345
TS0002					ŧ		¥		*	9999999
150003					ŧ		¥		ŧ	4444444
CS0000		_			* 1		¥		¥	Data are set in CS0, 1 area.
CS0001					ŧ		ŧ		ŧ	99994567'
CS0007							F		¥	0000000
C2000					ž		*		¥	• 0000000

	: 4:	(	FFST)									F30	F50	) FE		00 000000	900000		0.0000000	: Ap				F150S	D05			n load 20 Lit		ioft-
Insruc			store					F19	90		E	xam	1												81					
Symb	ool		- <del> </del> -	z	FFS <sup>*</sup>	Γ	N		7		(1	1) Ex	amı	ole			•													
			: File I						-			$\vdash$		-[ BI	D0000		FF	ST	3	0				-	]					
Funct		(2) DO (3) If (4) If (5) If (5	t i i t f r F60 s specifi	data e file lented 1) at has shift r is in ST ir file is sorder stant ceas. The fi nforn he po writte nstru plock eries, ed as	is should be solved by sol	nifter in one  X to X t	d by is . (W pegili The and the store is a store itter is a store if the FFS he FFS d by can	one then nning stor the topy or execution as Z, to a data T IFO he d the	The g will ed file ne. uted and the the the all X ates a ata file	X ith d	wri thre in a exe	3) 4	ords  Conc  Conc  V  V  Conc  T  a	X1 X2 X3 Where OFF. OFF. OFF. Or val or val	7999 0000 0099 ns for the finance of the Finance of the finance of	0. 3 0. 3	000 009 0 = 3 X1 29 11 29 11 10 10 10 10 10 10 10 10 10 10 10 10	on the structure of the	gs becouction on the 110 speciment	come on is vher e fol or r	es Y exe file llow more date a b	1 2 3 4 5 5 , the cute e poing e, e. s N. egir	79 FF ed, t interconcernation	(file he F	Y = 5:  999  fill) fl.  E (file comes n mod th the	to ev ex ex em 0.	one very secu	) flag  . 30 to	in is s	set 09,
			fluenc		_															,			,	,	,					
_		+	WF W	+	+	+	-								W30 W		$\overline{}$	Wi	_		-	wα	-	h	Influe	nce	flag	)		
Z (	0 0	0	0 0	0	0	0	0	0	0	0	o*	0	0	0	0 0	1	2	0	0	0	0	0	0	0	<del>  </del>	z _	E	0 F	E	FF

<sup>\*</sup>When using P or PE-link, WL (including W21, W22, W23, W120, W121, W122, and W123) is also usable.

															F	roce	sso	r ( 🖾	: A	plica	ble)				Pro	gram	load	er	
6. F	IFO k	oad (I	FIFO)									F30	F50 F50H	P55	FB	) F7	10 F1	8011	F120H F7	OS F	20S F1	405 F1	50S I	D05	Off	XS D2	o Ln	E S	ft- are
Instru	uction	FIFC	)					F19	1		E>	kan	nple																
Sym	bol	,	⊣⊷[ Z : File No		IFO	•	Wd				(1	٠.		[ 3 <sup>-</sup> /her	X =	1 aı			BD0	000			]						
Fund	etion	2 I	The data by the fil rom file with Wd decreme emains ransferr f the FIF when the not trans set ON. N must I the FFST This inst the DSE in F60 se specified	e po and anteo uncluded. O in e file sferr oe a instruct L anteries	other the file was truction can display the file was truction to	is t area file pone. ed a tior nter nd th on. an t lL ir file)	rans a be poin The after n is 6 is 0 he E en t can	sferreginner inter	ed ning s e dat ng cuted ta is g is sing with	a			② ( 3 ( n X = 3 for fil	12 00 00 3 and e No		678 567 000 : X 132 9999	Y <sub>3</sub> 2101 4	X <sub>1</sub>	The f Y4  000 01110 00000 22222	00000 00000 00	00 00 00	Data mov	hang is n	is (	char			1 3 to	<b>)</b> 2.
												() () () () () ()	2 WI op op fla fla 4) If \ op or Th ad	nen erat erat g is Vd o ram valu a da e lei dres	the find the	ile prile properties of the pr	ooin r flag ag is s, th ccurs r les No.	ter ter ter ter is going is sold in the content of	s pecoms of an set Of N and flag is the found flag is the flag is	d the I. set llowi more ed a rea b	FIFO in DN. ng ca e, ex s N. eqini	nstru nstru nses. pans	truct actio sion with	mo n th	n is exc s exc odule ne Z-	ecute e No.	30 t	FF o 10	9,
Ope			fluence	_	т т			T		T	1,,	T		14/25	W30		Expan-	٠	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	,, l.e.	P WO	d	h	In	fluor	nce fla			
			WF WA	+	-		TR	+	CR O	BD O	WL O*	W2	24 W25	W26	0	W125	sion O	Wi O	Wj   V			_	<del>  "</del> -	S	_	<del>-</del> T	o	FE	FF
Wd	0 (	0 0	- 0	0	0	0	0	0	۲	╁	۲	╁	10	۲	$\vdash$	$\dashv$		<del>                                     </del>	<del>                                     </del>	-	+	$\vdash$	-	  -	+-	-	1	4	1

<sup>\*</sup>When using P or PE-link, WL (including W21, W22, W23, W120, W121, W122, and W123) is also usable.

# ONE-POINT ADVICE Tracking control circuit

### An example of tracking control using file instructions is shown below.




FILE, FFST, FIFO, <=

#### 2. Operation


Measure the weight of material at inlet of conveyor No. 1, and send material of 500 kg or less to conveyor No. 2 and material exceeding

500 kg to conveyor No. 3. Up to 20 pieces of material can be loaded at conveyor No. 1.


#### 3. System diagram



#### 4. Program



#### Example of monitoring with loader LITE





Drive device (B50) ON at detection of 300kg

Example where 700kg and 300kg material flow through together in above diagram.

#### Program loader Processor ( ......: Applicable) F60 F70 F80H F120H F705 F1205 F1405 F1505 D05 D10S D20 LITE Soft-F30 F50 F55 7. FILO load F192 Example FILO Instruction (1) Example Symbol ٦ Wd HH- N FILO 1 BD0000 **├**─-[ 31 **FILO** N: File No. When X = 1 and Y = 3 for file No. 31: 1) Data having X-size is transferred **Function** 12345678 BD0000 00000567 from block Y1 in file N to the area The file pointer is changed from 2 to 1. beginning with Wd and the file 00000567 pointer is decremented by one. 00000000 (4) The data in the file is shifted by X and the resulting blanks are (5) 4 padded with zeros. 00000000 Χı ② If the FILO instruction is specified When X = 3 and when the file pointer is 0, data is 3 Y = 4 for file No. 31: 000 10101110 not transferred and the E flag is X 000 (2) 0000 set ON. 13210123 Χı N must be a file written by using The file pointer is changed from 3 to 2. 2222 the FFST instruction. 456 00017555 Χı BD0000 00017555 This instruction can be used with 789 X2 00000444 the DSEL and WFIL instructions. 00000444 00000333 1 2 00000333 (2) Conditions for setting flags ① When the file pointer becomes 0, the FE flag is set ON. ② If the FILO instruction is executed when the file pointer is 0, the E flag is set ON. ③ If the FILO instruction is executed when the FF flag is set ON, the FF flag is set OFF. 4 If Wd overflows, the zero flag is set ON. (3) A program error occurs in the following cases. ① A value of 29 or less or a data table No. is specified as N. The length of the memory area beginning with address Wd is less than size X. (For example, WB0098 is specified as Wd when X=3.) Operand and influence flag Influence flag Wj | Wk | WP | WQ BD WL W24 W25 W26 W30 W125 Expand h Wi TR CS CR W9. TS WB WM WK WF WA ws Z Ε 0 FE FF

s

0 0 0

0 0

0 0

0 0 0 0

0 0

0

0

Wd 0 0 0

o\* o

0 0 0

<sup>\*</sup>When using P or PE-link, WL (including W21, W22, W23, W120, W121, W122, and W123) is also usable.

			Processor	(: Applicable)	Program loader
8. File cle	ear (FLCL)		F30 F50H F55 F60 F70 F8	OH F120H F70S F120S F140S F150S	D05 D10S D20 LITE Soft- ware
Instruction	File clear	F194	Description	Example	
Symbol	N: Data module No. or fi Number 3 cannot be s as N.		A user program error occurs in the following cases.  ① An undefined user file is specified. ② The FLCL instruction is	B000F H[ FLCL 30	]
Function	All contents of file N are cle zero. FIFO and FILO files are initia state in which no data is sto file pointer is reset to 0.	lized to a	executed for a data table.  3 A module No. which does not exist is specified.	File No. 30  0 0 0 1 0 2 0 3 0 4 0 5 0 6 0 7 0 8 0 9 0 10 0 11 0	Initialized to contain zeros.
Operand and influence flag	Influence flag   S   Z   E   O   FE   FF     S: F004E   Z: F004F		E: F0047 F: F0046		

#### F70 F80H F120H F70S F120S F146S F150S D05 DIOS DZO LITE SOF 9. File read (RFIL) Instruction File read Example Symbol (1) Example ├── RFIL N1 : Z1 : Z2 : N2 : Wd ] B012B N<sub>1</sub>: File No. (30 to 109) → FIL 31:d3:d2:3:BD0055 Z1: File address in X direction Z2: File address in Y direction N2: No. of words to be read Wd:First address of transfer destination $X_2$ N2 words beginning with the **Function** Хз Three words beginning with the address address specified by X and Y in file specified by X3 and Y2 are transferred. Χı N1 are transferred to the area beginning with Wd. The file $X_2$ BD0055 01234567 pointer and file data are not **X**3 01234567 BD0056 0000000 changed. Χı 00000000 If Z<sub>1</sub> and Z<sub>2</sub> are specified as BD0057 00056789 hexadecimal direct values, the X2 00056789 data is handled as binary data. **X**3 Otherwise, the data is handled as BCD data. If specified Z<sub>1</sub> or Z<sub>2</sub> exceeds the file (2) Conditions for setting flags size, transfer is not executed and ① If values other than BCD data are indirectly specified for Z<sub>1</sub> and Z<sub>2</sub>, the E flag is set ON. the E flag is set ON. 4 If the area beginning with the If Z<sub>1</sub> exceeds X or Z<sub>2</sub> exceeds Y of the file, the E flag is set ON. address specified by X and Y is If the length of the file area beginning with the address specified by less than N2 words, transfer is not X and Y is less than N2 words, the E flag is set ON. executed and the E flag is set ON. 4 If transfer data exceeds the capacity of Wd, the zero flag is set ON. (5) N<sub>2</sub> words may be stored in (3) A program error occurs in the following cases. multiple Y blocks. ① A value other than a file No. (30 to 109) is specified as N1. ② Direct values area specified for Z<sub>1</sub> and Z<sub>2</sub> and the condition described in 2 or 3 of above item (2) occurs. The number of words after Wd is less than N2. (for example, WB509 is specified as Wd when N2 = 3.) Operand and influence flag WB WM WK WF WL W24 W25 W26 WΑ WS W9. TS TR CS CR BD Wi Wj Wk WP WQ d h 0 0 0 0 O\*\* Z١ 0 0 $\cap$ 0 0 0 0 0 0 0 0 O 0 0 0 0 0 0 0 0 0 s Z Ε 0 $Z_2$ 0 0 0 0 0 0 0 0 0 0 0 0 O\* 0 0 0 0 0 0 0 0 0 0 0 0 0

0

0 0 Program loader

0 \* The input address of WB cannot be specified for Wd (operation result storage address)

0 0 0 0

\*\* When using P or PE-link, WL (including W21, W22, W23, W120, W121, W122, and W123) is also usable.

0 0 Ŏ" 0 0 0 0 0 0

Wd 0\* 0

														1	Proc	ess	or ( 🏻		: Ap	plica	ble)				Pro	gran	n loa	ader	.
10. File	write	(WFIL)									F30	F50 F50	) H <b>F5</b>	<b>5</b> F6	0 F	70	F80H	F120	H <b>F</b> 70	IS F1	205 F	1405	F150S	D05	D10	s D	20 L	JTE	Soft- ware
Instruction	File	write					F19	98		E:	kamį	ole																	
Symbol	Ws: N1: Z1: Z2:	First ad File No File add File add No. of	ldres . (30 dres dres	ss of to 1 s in ) s in \	trar 09) X dii Y dii	nsfe rect recti	r ori ion ion			(*	I) Ex	B01	2B —[ Fiv	BD00 re wo ea be	rds ginr	are ning	trar at t	isfei he a	rred addr	to t		X1 X2		<b> </b>	<u> </u>		]},	<b>Y</b> 1	
Function	② ③ ④	N <sub>2</sub> word are tran beginning by X and pointer if Z <sub>1</sub> and hexaded data is hotherwise BCD data if the specute if the lefat the ary is less not execute ON. N <sub>2</sub> word Y blocks	sfering a d Y i is not a l Z2 i i i i i i i i i i i i i i i i i i	red to t the in file of chare s al dire dlled a the d ied Z tran of the ss sp in N <sub>2</sub> d and	o the added and and and and and and and and and an	e ar dres . Th ed. ified valu inar is h d Z is r flag irea fied rds, e E	ea s sp e file d as es, t y da and except s except beg by trar filag	ecifi e the ata. led a ceed innii X an asfer is se	ned  N. ng nd r is et		① ② ③ A ① ② ② ③	BD ondir If if if an prog A Di in Th is	tion: valu flag Z1 oi the I gran valu rect ② o	0 0 9 0	settt ber to Nor oner these as	ing than leds then han re sbov ws	flagon BC the entire file file file file file file file fil	s CD d  X o are vord  the N  ified m (: afteen N	r Y s a be ls, th follo. (3 l for 2) oc er Ws	ginr ginr ne E owir Z1 a ccurs s is I	of the ning flag ng ca nd 2 and 2 s.	X3 X1 X2 X3 X1 X2 X3 Xi in e fill at the is seases 3) is Z2 ar	0 ( 0 ( 0 ( 0 ( ) ) ) ) y sp e, the a et 0 ( ) s. speend th	ne E ddre N. cified	ed food on di	22 16 11 67	and and et O	N. I by crib	ed
Operand	and in	fluence	flag	J																									
WBW	мwк	WF WA	ws	W9.	TS	TR	cs	CR	BD	WL	W24	W25	W26	W30 V	V125	Expan- sion	Wi	Wj	Wk	WP	wα	d	h	Infl	uenc	e flag			
Ws O (	0	0 0	0	0	0	0	0	0	0	o*	0	0	0			0	0	0	0	0	0	-	_	s	Z	Е	0	FE	FF
Z1 O C	0 0	00	0	0	0	0	0	0	0	0*	0	0	0	0	0	0	0	0	0	0	0	0	0		_	-			


#### Processor ( :: Applicable) Program loader F30 F50 F55 F60 F70 F80H F120H F70S F120S F140S F150S D05 D10S D20 LITE Soft-11. File information (FINF) F199 Instruction File information Description Example Symbol A user program error occurs FINF Wd ] B012B in the following cases. 30 FINF BD0020 1 A value of 29 or less, 110 N: File No. (30 to 109) or more, an expansion Wd: Storage address module No. (30 to 109), n or a data table is **Function** ① The current file pointer of file N is specified as N. 2 An undefined user file is stored in Wd. ② If N specifies a data table, the specified. 2 ③ A module No. that does pointer held during file full status is stored in Wd. not exist is specified. → File pointer = 2 Areas until Y = 2 are used. Operand and influence flag W24 W25 W26 to W125 Expansion WB WM WK WF WA WS W9. TS TR CS CR BD WL Wj Wk WP d Influence flag 0\* 0 ď, Wd 0 s Z Ε 0 FE FF

<sup>\*</sup> The input address of WB cannot be specified for Wd (operation result storage address).

<sup>\*\*</sup> When using P or PE-link, WL (including W21, W22, W23, W120, W121, W122, and W123) is also usable.


# ONE-POINT ADVICE Data movement (Part 1) (FILO)

## FINF instruction and data movement (FILO)




# ONE-POINT ADVICE Data movement (Part 2) (FIFO)

## FINF instruction and data movement (FIFO)



# ONE-POINT ADVICE Data movement (Part 3) (WFIL and RFIL)

## FINF instruction and data movement (WFIL, RFIL)



2. Data movement by using WFIL and RFIL after storing data in file 30 is shown on the overlaid reading screen.

① BD!	5 to BD8 (fou WFIL instruc	r word data) is written to file 30 by using ction.
	Address	BCD
W30.	BD0005 BD0006 BD0007 BD0008 W0000	00001234   00004567   Data BD5 to BD8   00002345   00001844
	W0001 W0002 W0003 W0004 W0005	00004482 00003444 00002422 00002240 00001234
T Andrews	W0006 W0007 W0008 W0009	00004567 00008901 00002345
	M015	00000003 The pointer number is not changed.

② Data is read fro by using the RI	om file 30 and transferred to BD50 to BD51 FIL instruction.
by using the RI  Address  W030. 0000 0001 0002 0003 0004 0005 0006 0007 0008 0009  M015 M016	FIL instruction.  BCD  00001844 00004482 00003444 00002422 00002240 00004822 00001811 00004020 00002411  The pointer number is not changed.
BD0050 BD0051	00004020 The specified data is 400002411 stored in file 30.

#### Processor ( :: Applicable) Program loader 12. Data table definition (TABL), data (DATA) F30 F50 F55 F60 F70 F80H F120H F70S F126S F140S F150S D05 D10S D20 LITE Softand data end (DEND) Instruction Data table definition F201 Example F235 Data Data end (1) Example F202 B012B Symbol TABLE N1: N2: N3: X - TABL 31:1:4:BD - Data table definition DATA Ν ] W31.0 DATA d1234 DEND ] W31.1 [ DATA d5678 Data setting W31.2 ] DATA d32468 **Function** 1) A user file is registered as a data W31.3 ] DATA d1357 table and data is set in the data DEND A program must end with table. a DEND instruction. N1: File No. N2: No. of words in X direction (1 for F30, 50, 50H, 60) (2) ① Because the data table is to be used exclusively for reading, the N3: No. of words in Y direction program cannot write data to this table. (Although the maximum value The data table can be written anywhere in the program. of N2 x N3 is 4096, this value 3 Other instructions (including the PAGE instruction) must not be is restricted by the program inserted in the table definition. capacity.) (3) A program error occurs in the following cases. X: Data format 1) The specified file No. overlaps the file definition and expansion 2 Data format The specified number of words does not match the number of data. Binary 0 SI The specification does not conform to the rules described in the 16-bit data column on the left. 4 The file No. which is out of range is specified. Binary DI 1 32-bit data (4) DI specification 2 BD BCD 8 digits DATA h\_\_\_\_ Loader Loader D20 or D05 or Five or more numeric values must be LITE D10S written. (If h0 is to be specified, five or more zeros must be written.) Operand and influence flag N<sub>1</sub> Influence flag (Direct numerical

0

S: F004E E: A0041 FE: F0047

Z: A004F O: A0040 FF: F0046

#### \_\_\_\_\_

Common 0 to 26

Programming advice
Data set by the data table definition (TABL) is stored in the user program area in the same way as the user program. Thus, from the viewpoint of control, essential data such as direct data can be located in ROM to create a more reliable system.

0

0

30 to 109

0

# 3-5 Program control instruction

## 3-5-1 Program control


#### 1. Program control instruction


The following table lists the instructions used to control program execution.

O: Available, —: Not available Program control instruction Description F30, F50 F60 F55, F70, F120H, F70S, F80H F120S,F140S, F50H F150S Declaration Program entry (PROG) The initiation of program and program  $\overline{\bigcirc}$  $\bigcirc$ of program type are declared. Program end (PEND) The end of program is declared. Ō  $\bigcirc$ 0  $\bigcirc$ FM call (FMC) The use of subroutine programs (function modules) is declared, and the start and end of subroutine are specified. FM start (FMS)  $\bigcirc$ FM end (FME) Program Skip (SKIP) All the instructions placed between the control SKIP and SEND instruction are skipped  $\bigcirc$  $\bigcirc$ and are not executed. These instructions Skip end (SEND) are used to escape from LOOP. Interrupt control (DI)  $\bigcirc$  $\bigcirc$ Interrupt enable (EI) Jump (JMP) Operation jumps from JMP to JEND instruction, and instructions placed  $\bigcirc$  $\bigcirc$  $\bigcirc$ between these instructions are not Jump end (JEND) executed. Loop (LOOP) A program routine between LOOP and CONT instruction is executed the  $\bigcirc$  $\bigcirc$ specified number of times. Continuity (CONT) The contents of the index registers are Index Push (PUSH) register saved before the execution of an interrupt control program or subroutine program, and also Pop (POP) restored after execution. Load effective Indicates the address to be stored in the  $\bigcirc$ (LEA) address index register. Index register An execution address stored in the index addition (IADD) register is modified by addition and subtraction. The result is stored again. Index register subtraction (ISUB) Page (PAGE) Indicates the start of page  $\bigcirc$  $\bigcirc$  $\bigcirc$ 0


### 2. Rules on program configuration

- ① User programs are classified into 3 types of program: P-level program (Cyclic program), Level 1 program (External interrupt program), and Level 2 program (Fixed-cycle interrupt program). \* P-level program is required for any PCs. F30, F50H, and F60 series only use P-level programs.
- ② PROG and FMS instructions must not be inserted between PROG and PEND instructions.







③ PEND and FME instructions can be specified many times for a specific program or function module, but the PEND and FME instructions specified in the middle of program must be conditional instructions and those specified at the end must be unconditional instructions.




\*: For details, see Subsection 2-4-2.




4 If a JMP or SKIP instruction is specified in a program, its termination (JEND or SEND) must not be specified in another program or function module.







(5) JEND and SEND can be specified after a conditional PEND instruction.




6 A routine specified by LOOP and CONT can be set within another LOOP and CONT routine.





SKIP may be specified in the LOOP to CONT routine to escape from the loop.



Take note of the contents of index registers.


```
During the first scan, the contents of the i register are undefined. During the second and subsequent scans, i=WB20 (in this example).

i = WB10
i = WB20
LEA WB10: i

[ i IADD d10


PEND
```

#### Processor ( : Applicable) Program loader 3-5-2 Program declaration F70 F80H F120H F70S F120S F140S F150S D05 D10S D20 LITE SOft 1. Program entry (PROG) F230 Example Instruction Program entry Symbol (1) Example 7 HH PROG N1: N2: N3 N1: Program number PROG 0:404:0 1 N2: Fixed-cycle time (10 to 4090ms) Na: Start-delay time - PEND Time N2 must be set only when N1=50. A program is defined and its start is **Function** In other cases, N2 must be set to 0. declared. N3 must be set to 0. 0: Cyclic operation program (2) A program error occurs (ALM1 lamp lights) in the following cases. 50: Fixed-cycle interrupt 1) N2 is set to 9 or less for PROG50. program N<sub>1</sub> 60 to 67: External interrupt program ② The N1 specification does not conform to the specification rules. 3 An unconditional PEND instruction is not specified at the end of the 510: Block management program. declaration 511: Block definition declaration N<sub>1</sub> N<sub>2</sub> Νз N2 is valid only when N1=50. 510 0000: Start declaration of Not in use (The time is set in units of 10ms.) block management 1000: End declaration of 0000 must be set. N3 is valid only N1=511. block management (Block No. is specified.) 511 0000: Start declaration of 0000: Declaration of block No. 0 Note: When N1=510, or 511, N2 and block definition N3 have the meanings on the 1000: End declaration of 0007: declaration of block No. 7 block definition Note: For details on PROG510, and PROG511, see Subsection 2-58. Program loader F30 F60 | F70 | F80H | F120H | F70S | F1205 | F140S | F150S | D05 D10S D20 LITE Soft 2. Program end (PEND) F231 Instruction Program end Example Symbol Unconditional execution (1) Example **PEND** $\mathbf{H}$ ] - PROG 0:0:0 ] Conditional execution Program "0" **PEND** ] HH PEND ] ٦ √ PEND **Function** The end of a program is declared. **PROG** 50:30:0 ] When processing reaches PEND in Program "50" PROG 60 to 67, control is returned PEND to the program that was being executed when the interrupt occurred. (2) ① An unconditional PEND instruction must always be specified at the When processing reaches PEND in PROG 50, T-link output processing end of each program. (For F70S, F120H and above series) is executed for the fixed-cycle 2 PROG instruction is not required for F30, F50, F50H and F60. group and control is returned to the program that was being executed when the interrupt occurred. When processing reaches PEND in PROG 0, I/O processing is executed for the I/O device and control is returned to the beginning of the program.



\*When using P or PE-link, WL (including W21, W22, W23, W120, W121, W122, and W123) is also usable.


#### **Function module operation**



When the conditional contact of the function module call (FMC) is set to ON, memory and direct data specified by the DATA instruction are transferred as parameters to the function module execution section. When execution of the function module execution section is complete, the next instruction of the FMC is executed.

#### Program loader Processor ( .: Applicable) F60 F70 F80H F120H F70S F120S F150S D05 D10S D20 LITE Soft F30 F50H F55 4. FM start (FMS) Example Description F233 FM start Instruction (1) Example ٦ Symbol ⊢-- FMS N1: N2 The part of FMS to FME must be - PEND N<sub>1</sub>: Function module No. (See FMC.) placed after PEND instruction. N2: Range of work area (0 to 31) 15:5 . Work area range in this example: FMS Word data: 6 words of WQ0 to WQ5 Relay: 32 bits of Q0 to Q1F Program (Overlapped with word data WQ0) (1) The start of function module N1 is **Function** 1 - FME declared and work area N2 is specified. (2) Work area range (2) Work area specification 1) Relay and coil: 32 points of Q0 to Q1F A work area is a register that Word data: 32 words of WQ0 to WQ31 (one word = 32 bits) The WQ area overlaps Q0 to Q1F and can be accessed in units of functions as an operand only during FM execution. It can be used to words or in units of bits. store word data or as a relay within (3) A program error occurs in the following cases. ① A number outside the specified range is specified as N<sub>1</sub>. (FM No. the specified FM range. When a work area is to be used only ② A number outside the specified range is specified as N<sub>2</sub>. (Execution error) for a relay (bit specification), N2 must be 0 (32 bits of Q0 to Q1F). There is no unconditional FME instruction at the end of FM. (No disabled) When a work area is to be used only for word data (word specification), unconditional FME) N<sub>2</sub> must be a number (0 to 31). Example: If 10 is specified as N2, 11 words of WQ0 to WQ10 can be used. (One word = 32 bits)



# ONE-POINT ADVICE Example of FM application


### Advantages of using function modules

- In programs that repeat the execution of similar processing operations, the number of program steps can be reduced by creating function modules.
- 2. When part of a program for which processing can be standardized is created as a function module, that part of the program can be reused. 64/256 types of programs can be registered as function modules.

An example of using function modules is shown below.


```
(BD0011)^2 + (BD0012)^2
                                               BD0013
    -[ PROG
                                                       ]
M0001
                                                                 FM call (FM No. = 10.
      FMC
                  10:3
                                                                 No. of input parameters = 3)
       DATA
                  BD11
                                                                Input parameter 1 (WP0001 in FM)
                           The No. of
      DATA
                  BD12
                           parameters is 3. -
                                                                 Input parameter 2 (WP0002 in FM)
      DATA
                  BD13
                                                                Input parameter 3 (WP0003 in FM)
             5
    PEND
                                                       ]
    FMS
                                                                FM start (FM No. = 10,
                  10:2 ◄
                                                       ]
                                                                No. of work area = 2)
                                                                (BD0011)^2 \rightarrow WQ000
    - WP0001
                      × WP0001 →
                                        WQ0001
                                                       ]
                                                                (WQ000 is the FM work area.)
                                                                (BD0012)^2 \rightarrow WQ001
    -[ WP0002
                      × WP0002
                                                       ]
                                        WQ0002
                                                                (WQ001 is the FM work area.)
    -[ WQ0001
                       + WQ0002 →
                                        WP0003
                                                       ]
                                                                (WQ000) + (WQ001) → WP003
   - FME
                                                      ]
                                                                FM end
                                          No. of word
                                          areas is 2.
```

· Example of monitoring by program loader LITE



## 3-5-3 Program control

## 1. Interrupt control (DI)




Instruction	Interrupt control	F316			
Symbol	Unconditional execution ├──[ DI Z Conditional execution ├──[ DI Z	]		Leve	el 0 task disabled (not used) el 1 task disabled (PROG60 to PROG67) el 2 task disabled (PROG50)
			d0064		0,1,0,0,0,0,0
Function	Interrupts by the task as interrupt level indicated disabled.     Direct decimal values ar converted into binary values, direct hexadecimal values, and specifications, the low-obits are used as disable.	by Z are e once lues. For d indirect order eight	h 0 0 4 0 WB00 0 <sub>1</sub> 0 <sub>1</sub> 4 <sub>1</sub> 0		0,1,0,0,0,0,0,0 0,1,0,0,0,0,0,0 1gnored

#### Operand and influence flag

WB	WM	wĸ	WF	WA	ws	W9.	TS	TR	cs	CR	BD	WL	W24	W25	W26	W30 to		Expan- sion	Wi	Wj	Wk	WP	ΜŒ	d	h	Infl	uenc	e flag	,
 0	0	0	0	0	0	0	0	0	0	0	0	0*	0	0	0	0	0	0	0	0	0	0	0	0	0	s	z	Ε	0
 																											-	t	

<sup>\*</sup> When using P or PE-link, WL (including W21, W22, W23, W120, W121, W122, and W123) is also usable.

### Progam example



For the programs ①, ②, and ③ commonly: When B0 is ON, Level 1 interrupt is disabled. When B1 is ON, Level 2 interrupt is disabled.

Level 1 = External interrupt program (PROG60 to 67) Level 2 = Fixed-cycle interrupt progam (PROG 50)

#### Notes on programming

When the number of the interrupt waitings exceeds 32 while an interrupt by Level 2 (Fixed-cycle interrupt) program is prohibited, F002E (Program sow-down flag) is set ON, and a nonfatal fault occurs.

The flag is reset when an enable flag is ON by the interrupt enable (DE) instruction. The interrupt disable (DI) instruction must be used together with the interrupt enable (DE) instruction.

																Proc	esso	r ( 🖾	: /	Appli	icabl	e)			Pr	ogra	m lo	ader	
2. Int	erru	pt en	able	e (El	1)							F30	F50 F50	-  F5	5 F6	60 F	70 FI	80H	120H	F70S	F120S	F140	S F15	DS DO	)5 D	ios c	)20	ле	Soft- ware
Instruc	tion	Inter	rupt	ena	ble			F	317																			-	
Symbo	ol	 Con	[		al ex El exec El	utio	Z		]				L L		LL				- Le	vel 0 vel 1 vel 2	task	ena	blec	(PR	OG	50 to	PRO	)G67	7)
												Spec	ifica	tion	exa	mple	es												
Function		en ② Fo dii	terru able r dir rect	pt le d. ect o hexa	evel i decir adeci	indio mal v imal	ated /alue valu	by an	Z are id he lo	e ow-			_	00	256 FF				<b>→</b>				1,						
		int en Fo or co	to bi able r inc der e nver	nary d led directe eightes sion	t bits requivels. t spet t bits n into	ivale ecific s in t o bin	ents ation he di ary e	are u ns, ti ata a equiv	used he lo ifter	as w-			WB(		,F,	F			-		1,1	1	1	1,1	,1,		gnor	eď	
Opera	nd a	nd inf	luen	ce fl	ag																								
W	/B WI	иwк	WF	WA	ws	W9.	TS	TR	cs	CR	BD	WL	W24	W25	W26	W30 to	W125	Expan- sion	Wi	Wj	Wk	WP	wa	d	h	Infl	uenc	e flag	3
Z C		0	0	0	0	0	0	0	0	0	0	0*	0	0	0	0	0	0	0	0	0	0	0	0	0	S	z	Е	0
																						l				_	-	•	-

<sup>\*</sup>When using P or PE-link, WL (including W21, W22, W23, W120, W121, W122, and W123) is also usable.

### Note on programming

When the interrupt disable (DI) instruction and the interrupt enable (EI instruction are set ON simultaneously, the interrupt enable (EI) instruction is valid regardless of those positions in the program.

#### Program loader F30 F50 F55 F60 F70 F80H F120H F705 F1205 F1405 F1505 D05 D105 D20 LITE SOft-3. Skip (SKIP) and skip end (SEND) Instruction Skip and skip end F250, F251 Description Example Symbol Unconditional execution: ① Both conditional skip B0020 The skip and unconditional skip 55:d12 } ⊢ SKIP ] instruction is are available. used to exit 2 Skipping in the reverse ] SEND Program from a direction can be LOOP/CONT specified by placing the Conditional execution: B0010 loop. SEND instruction ⊣⊢-[SKIP before the SKIP ] SKIP instruction. Program (3) Skip source can be 7 SEND N placed at more than one position. N: Skip No. (0 to 99) { CONT 55 However, the same SEND number cannot Function ① When the SKIP instruction is be double-assigned. Program executed, control skips to the next instruction of the SEND instruction - SEND 12 which has the same N value as the SKIP instruction and the skipped When contact B0001 is set ON, control portion of the program is not skips to the specifed circuit. executed. Processor ( : Applicable) Program loader F30 F50H F60 F70 F80H F120H F70S F120S F140S F150S D05 D10S D20 LITE Soft F55 4. Jump (JMP) and jump end (JEND) Instruction Jump and jump end F253, F254 Description Example Symbol 1) Conditional jump and Unconditional execution: B0000 unconditional jumps -----[ JMP 1 ├---[ JMP ] can be specified. B0001 C000 2 When the JEND ⊢ JEŃD ] Ν instruction is placed • before the conditional B0002 CT Conditional execution: JMP instruction, ⊣⊢Į R jumping in the reverse HH**JMP** ] C0000 B0010 direction can be specified. 7 JEND ③ Multiple jump origins can be specified, but N: Jump end No. (0 to 99) -√ JEND 1 the same JEND No. cannot be double-Function JUMP1 ① When the JMP instruction is assigned. B0000 executed, the program part between the JMP instruction and B0001 JEND instruction with the same N C0000 value is jumped (by passed) and No conting that part is not executed. durng jumping **JMP** 12 Program **JEND** 12

F30   F50   F50   F50   F50   F50   F70   F80H   F120H   F70S   F126S   F146S   F146S   D05   D15															ı	Proce	essor	· ( 🖾	<b>:</b> /	Appli	cable	e)			Pro	grar	n loa	der	
Unconditional execution	5. L	.oop	(LC	OOP	)/co	ntinu	e (C(	ONT)				F30 F	F50 50H	FSE	F6	0 F	70 F	хон г	120H	F70\$	F12 <b>0</b> 5	F140	5 F160	D09	D11	os D	20 l.	πE  Ş	oft- rare
Conditional execution	Instru	uctio	n	Loop	o and	d conti	nue		F2	10, F211	D	escri	ptor	n					Exan	nple									
executed, the program part between the LOOP instruction and CONT instruction having the same N values as the LOOP instruction is repeatedly executed Z times. ② If Z is 0, control skips to the CONT instruction. ③ If contact ( ¬I⊢) is OFF, the instructions between LOOP and CONT instruction are not executed.  Operand and influence flag	Sym	bol		⊢ Cond ⊢⊣	—[ ditio: I⊢–[ N: L	CC nal ex LO LO oop N	NT ecution OP o. (0	Z on N : to 99)	_	]	u	incon	dito	onal		os ca	an		Wh	-[ L	ONT	Pro	ogran 2 2 001F	n is se					
	Func	etion	2	ex be CC N rep ins ins ins	ecutivee ONT valui peati Z is C struc conta	ed, the instructions to the est as the edity exited the	e prod LOOI etion he LO cecut rol sk -) is petwe	gram instrict instric	part ruction g the nstru imes the the OOP	on and e same ection is s. CONT									İoo	p co	unt s	tore	ed in	BD00					
WRIWMINK WE WA WE WA TE LTB CE CR RD WI WAANASEWAS WAS EXPAND WI WE WAR WE WAS A LD	Оре	rand	and	d inf	luen	ce flag	 					,																	
		$\vdash$	_	-					TR	-										<del>–</del>	Wk	WP	wα	d	h	Infl	uence	flag	
	Z	0	0	0	0	0 0	10	9	0	00	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	S	Z	E	0

#### Processor ( Estable) Program loader 3-5-4 Index register control F50 F50H F70 F80H F129H F70S F120S F140S F150S D05 D105 | D20 | LITE | \$25 F30 F55 1. Push (PUSH) Instruction Push F310 Descripton Example Symbol B0000 Unconditional execution 1) PUSH and POP FM start declaration ⊣⊢[ FMS 15:2 $\dashv$ instructions are used as a **PUSH** ] nair $\int PUSH i$ The contents of index ② R specification Conditional execution register i are saved. For example, i must be H] **PUSH** [ LEA BD0120 : i ] The effective address written in a word of BD0120 is stored specification (Wi) or bit R: Index register in index register i. specification (i). (5 types: i, j, k, l, and m) Program ③ If the number of PUSH does not match the Function 1) The contents of the R-specified -{ POP number of POP in a i The contecnts of index index register are saved. ② The PUSH instruction can use up register i are restored. scan, or the number of PUSH exceeds 64, a **₹FME** FM end declaration 15 to 64 registers. PUSH/POP error occurs (F0017 is set ON) and a The above program indicates the FM fatal fault results. porcessing assuming that the main program executes processing by using index register i. Processor ( : Applicable) Program loader F30 F50H F60 F70 F80H F120H F70S F120S F140S F150S D05 D10S D20 LITE Soft F55 2. Pop (POP) Instruction F311 Descripton Example Symbol ${f \textcircled{1}}$ PUSH and POP instructions are Unconditional execution See the example column for the PUSH used as a pair. instruction. ┰ POP ] ② If POP instruction is executed while PUSH instruction is not Conditional execution effective, a PUSH/POP error $\vdash$ POP ] occurs (F0017 is set ON) and a fatal fault results. R: Index register ${f 3}$ If the index register which to be (5 types: i, j, k, l, and m) retored by POP instruction is i, j or k, and the contents of the POP **Function** data is T, or C (bit data), an ① The contents of the R-specified operation error (A0041) occurs. index register are restored. (4) If the index register which to be retored by POP instruction is I, m, and the contents of the POP data is other than T, or C (bit data), an operation error (A0041) occurs. Influence flag Operand and Z Ε 0


influence

flag

S: F004E Z: F004F


O: A0040 E: A0041

#### Specifying the PUSH and POP instructions




#### Correct:

When index registers i, j and k are specified in this order for the PUSH instruction, index registers k, j and i must be specified in that order for the POP instruction.




#### Incorrect:

If index registers i, j and k are specified in this order for the PUSH instruction and index registers i, j and k are specified in the same order for the POP instruction, the data is replaced.




## Monitoring by program loader LITE

#### Monitoring by program loader LITE




## Example of using index registers and FM



#### Circuit operating with program No. 0

B0 B1 M0 ()
B2 M0 M1 ()
B3 M0 M1 B0 B20 ()
B20

# Circuit operating with program No. 50



- ① Data monitoring when B0 is ON
- ② Data monitoring when B10 is ON
- 3 Data monitoring when B0 and B10 are ON

ADDRESS	BIN	ADDRESS	BIN	ADDRESS	BIN
	T T T		* * * *		* * * *
8000	1000000000000000	B000	000000000000000	B000	199999999999999
8001	000000000000000	B001	100000000000000	8001	10000000000000000
8602	1000000000000000	B002	6999968999999	5002	100000000000000000
B003	66666666666666	B003	1000000000000000	B6 <b>6</b> 3	1000000000000000
B004	0000000000000000	B004	000000000000000000	B004	868888888888888888888888888888888888888
B005	000000000000000	8005	000000000000000	B005	00000000000000000
B694	0000000000000000	B006	000000000000000	B004	000000000000000000000000000000000000000
8007	00000000000000000	B087	999999999999	B007	000000000000000000000000000000000000000
H000	1100000000000000	M000	0000000000000000	M660	1100000600000000
M661	999999999999999	M001	1100000000000000	M001	110000000000000000
M802	0000000000000000	M002	0000000000000000		

											Processor (: Applicable)													Program loader					
3. Load effective address (LEA)												F50 F50	O FE	55 F	60 F	70 F	80H	F120H	F70S	F120	F140	IS F15	0 <b>S</b> D	05 D	10\$	)20 L	TE .	Soft- ware	
Instructio	n L	Load effective address F312										Example																	
Symbol		⊢⊢[ LEA Ws:R ]  R: Index register (5 types: i, j, k, l, and m)  Ws: See the table below for operand.									① The object area varies depending on the type of index register. For details, see the table below. On the table below, Ws1 and Ws2 are; Ws1i, j, or k Ws2l, or m																		
Function  ① The effective address of the operand-specified are is stored at an index register.									ad Ex	i 0 	ses a	and v	word 0 : <i>i</i>	l add		ses.	×	in oj		tion : is n				and ti	ne				
Operand	and	influ	enc	e flag	1						F		1								-				Г				
Bit B	м	Κ	D	F /	A 5	<b>s</b> ]	ТС	i	j	k		m	Р	Q	L										infl	uence	flag		
Ws1 O	0	0 0	<u> </u>	0 0	<u> </u>	_ -	_ _	0	0	0	_	$\perp =$	0	_	0										s	Z	Ε	0	
Ws2 —		_ -		_ -	_ -	<u>-   c</u>	0	-	_		0	0	0	_	_		ļ								_	_	†		
Word WB	MM V	wk v	٧F	WA N	vs w	V9 T	S TR	cs	CR	BD	WL	W24	W25	W26	w30 to	W125	sion sion	Wi	Wj	Wk	WP	ΜŒ	d	h					
Ws O	οl	οlo	$\circ$	olo	o l c	o I c	olo	0	0	0	0	0	0	lo	0	0	0	0	0	0	0	<b> </b>		l — '	1				


#### **Section 3 Instructions**

#### Index registers

#### · Index registers

For the MICREX-F Series, a data address can be expressed as indentifier + serial number or as an effective address by using index register.

An effective address to be stored in an index register consists of an identifier and a serial number. The address can be processed by the addition and subtraction of index



register contents.

Data never moves out of a data module area nor destroys other areas due to this address operation.


The five types of index registers have different storage areas


The expressions and types of index registers are as follows.

i, j, k	Word specification	0 to 4095 (decimal)
	Bit specification	0 to 511F (hexadecimal)
l, m		0 to 0999 (decimal)

#### · Index register operation

The operation and use of index registers are explained by using a program example in which index registers are used to add the value in area BD0010 to the value in area BD0013 and to store the result in BD0020.





BD0020 Undefined

① "0" is stored in BD0020.

DB0020 0

② The effective address of BD0010 is stored in index register j.

i BD0010

3 Processing between 3 and 5 is executed four times.

(A) First time The value in the area indicated by index register *j* is added to the value in BD0020 and the result is stored in BD0020.

j BD0010 BD0020 200

(B) First time "1" is added to index register j and the result is stored in index register j.

200 BD0011 BD0020 (C) Second time BD0011 BD0020 220 (D) Second time 220 BD0012 BD0020 (E) Fourth time BD0013 4245 BD0020 (F) Fourth time 4245 BD0020 BD0014


When the effective address stored in index register *j* is being updated, the values in BD0010 to BD0013 are added into one data and the result is stored in BD0020.

④ End of loop processing


#### ONE-POINT ADVICE Circuit using index registers

#### Advantages of using index registers

- 1. An add index register can be conveniently used for the following sequence program.
- (1) Input addresses have constant intervals.
- (2) Output addresses have constant intervals.



2. Programming the above sequence by using index registers.



Address B0 is stored in index register *i* and address B40 is stored in index register j.

Execution is repeated five times in a loop No. 1.

(2)10 is added to index register i and (4)10 is added to index register j.

End of loop No. 1, control is returned to the instruction, following the LOOP instruction.


3. Example of monitoring execution of the above program by program loader LITE

① When B0 is ON, B40 is ON.	② When B2 is ON, B44 is ON.	3 When B4 is ON, B48 is ON.
ADDRESS BIN T T T T T T T T T T T T T T T T T T T	ADDRESS BIN 7 7 7  Beed 14100000000000000000000000000000000000	ADDRESS BIN  B000 101110000000000000000000000000000
4) When B6 is ON, B4C is ON.	5 When B8 is ON, B50 is ON.	
ADDRESS BIN B6 B4C	ADDRESS BIN BSC B8	
B000 10161 <b>⊕</b> 000000000	B000 10101/01 @000000	
B001 00000000000000000	B991 9090¢9999999999	
8092 000000000000 <b>0</b> 000	B002 000#000000000000	
B∂03 0000000000¶ <b>∂</b> 00	B003 09/0000000000000	
B004 10001000100 <b>(</b> D00	B004 1#00100010001000	
B905 900000099000000	E005 <b>(</b> \$0000000000000000	
8006 000000000000000	B006 000000000000000	

### **Section 3 Instructions**

<b>A A</b> c	. Add index register (IADD)										F	30 F	F50 -50H	F55				: Applicable) Program loader  H F120H F70S F120S F146S F150S D05 D10S D20 LITE S										ft- re		
Instru		_			reg				F	313		De	escri	ptor	1				E	xamp	ole									
Symb		1	The cor reg	: Ind	dex r type	s: i,	ter j, k, Z ar R-sp resi	l, and	d <i>m</i> )  ded	to the	ıe	① The object area varies depending on the type of index register. For details, see the LEA instruction on page 3-160.  B0000  □□□□□□□□□□□□□□□□□□□□□□□□□□□□□						OP 0000 ONT in B	1 0 N IADI 1 1	D010 2 : d 100V D d1 2 2 00 is BD0	5 Wi0 0 tran	}- }- }- sferr	red t	o						
Ope	ranc	and	i infl	uen	_	_											W30	hvar	Expan-	Wi	Wi	Wk	\A/D	wa	d	h	Infl	uence	e flag	
	WB	wм	wĸ	WF	WA	ws		-	TR	-		$\vdash$			_	-	0	W125	sion	0	0	O	0	0	0	Ö	s	z	E	0
Z	0	0	0	0	0	0	0	0	0	0	0	0	0*	0	0	0		-	-	-	$\stackrel{\smile}{-}$		Ť				_	-	+	_
					<u></u>				W/21	18/21	1 14/2	2 W	120	W12	L	22. 6	and \	V123	is a	lso us	able									

<sup>\*</sup> When using P or PE-link, WL (including W21, W22, W23, W120, W121, W122, and W123) is also usable.




### ONE-POINT ADVICE Circuit using index registers




#### Example of combining add and subtract index registers

1. Sequence circuit



2. Programming the above sequence by using add and subtract index registers



- 3. Advantages of using index registers
- Simplified programs
   As shown in the above example, LOOP and CONT can be combined to repeat an operation any number of times.
- Reduced number of program steps
   Due to the advantage described above, the
   number of program steps can be reduced for
   larger programs (control).

#### Sequence using index registers ONE-POINT ADVICE


#### Advatages of using index registers

#### Example of addition in units of words

#### 1. Contents of addition

WB19 data (	200) + WM19 data (	250)	<b></b> →	Stored in WK19 (	450)
	:	:		:	
	:	:		:	
WB3 data (	2489) + WM3 data (	0)	$\rightarrow$	Stored in WK3 (	2489)
WB2 data (	2345) + WM2 data (	2345)	$\rightarrow$	Stored in WK2 (	4690)
WB1 data (	3000) + WM1 data (	67)	$\rightarrow$	Stored in WK1 (	3067)
WB0 data (	80) + WM0 data (	40)	$\rightarrow$	Stored in WK0 (	120)

#### 2. Example of program using index registers



Index register WB0 is stored in index register i, WM0 is stored in index registers j, WK0 is stored in index register k.

..... Execution is repeated 20 times as loop No. 2.


> Add instruction to be repeated. The monitor display is ineffective.

Index register

- $(1)_{10}$  is added to index register i,  $(1)_{10}$  is added to index register j,
- $(1)_{10}$  is added to index register k.

..... End of loop No. 2, control is returned to the instruction, following the LOOP instruction.

#### 3. Monitoring by program loader LITE




#### **Section 3 Instructions**

#### 3-5-5 Page


#### 1. Page instruction

The page instruction can be effectively used to create, standardize or debug a program. An example is shown below.

 A program containing many program steps can be created faster by using two program loaders to share the programming workload and to transfer the program to the specified processor. (In this case, page instructions must be written in the program before it is transferred.)




Program in the processor



 Because the program list with cross-references can be printed with page numbers added to indicate the contact destinations and origins on the list, the program can be easily checked.

PROGRAM LIST

PAGE 9001



### **Section 3 Instructions**

Program loader Processor ( : Applicable) F60 F70 F80H F120H F70S F120S F140S F160S D05 D10S D20 LITE Soft-ware F30 F50H 2. Page Example F325 Description Instruction Page Symbol Unconditional execution: 1) Even when the contents of memory are deleted, the first 1 page instruction is not deleted. Page Page ② When PAGE instruciton is executed, it has no effect on data Program memory. ① The beginning of a page is Function ③ Page numbers 1 to 9999 can be declared. written. The second and Page subsequent pages must be programmed by using this instruction. Program 4 If the PAGE instruction is not written on a page, the page cannot be read. 5 The sequence of pages written in Page the program is not related to the execution sequence. Execution is done according to the order of Program programs. 6 Note that a user program error does not occur if the page number of PAGE instruction is double-assigned.

4-1 Sys1	tem definition registration	Page <b>4-1</b>
4-1-1	Registration items	4-1
4-1-2	Timings at which the processor recognizes	
	system definition	4-3
4-1-3	How to register system definition	4-4
4-2 Exp	ansion functions	4-17
4-2-1	Direct access mode	4-17
4-2-2	Password	4-20
4-2-3	Sampling trace (for F80H, F120H, F70, F70S,	
	F120S, F140S, F150S only)	4-21
4-2-4	Status latch (for F80H, F120H, F70, F70S, F120S,	
	F140S, F150S only)	4-22

### 4-1 System definition registration

#### 4-1-1 Registration items

To use the MICREX-F series in expansion mode, register the rules (system definitions) for each processor. See the explanation page in the table for details on the functions of registration items.

Classification	Registration item	Registration contents	Description	Reference page
System registration	Model code	Registering the model to be used	<ul> <li>Online programming does not require this registration.</li> <li>The model code must be registered (changed) if offline programming is used or if a program written on a different model is transferred.</li> </ul>	4-5
	Fail-soft operation	Selecting whether to set fail-soft operation	<ul> <li>The operation mode of the capsule or unit on the T-link is set.</li> <li>Fail-soft operation set:     Operation is continued except for an abnormal capsule.</li> <li>Fail-soft operation not set:     If one of the capsule in the system causes a fault, the operation of the entire system is stopped.</li> </ul>	4-5 *
		Individual fail-soft (F55, F80H, F70S, F120S, F140S, and F150S only)	<ul> <li>Setting the operation mode of a specific capsule or unit</li> <li>Individual fail-soft set: Even if a capsule or unit with individual fail-soft set causes a fault, operation is continued.</li> <li>Individual fail-soft not set: Same as fail-soft operation of the entire system.</li> </ul>	4-10 *
	Watchdog timer (WED) setting	Setting the WDT time	The scan time (execution time) of the user program is monitored.	4-5
	Duplex processor	Duplex set	Set to duplex the processor.	
	(F70S, F120H, F120S, F140S, and F150S only)	T-link station No.	The main processor is distinguished from the standby processor.	4-6 *
		Selecting mode of duplex	Hot start (continuous) or cold start (initial) is selected. Only cold start is available for the F70S to F150S series.	
	Direct I/O registration (F55, F80H, F70S, F120S, F140S, and F150S only)	Setting direct access	<ul> <li>Set to execute I/O processing in scan asynchronization (direct access) mode.</li> <li>Always set to use the external interrupt program.</li> </ul>	4-7, 4-17
		Setting output hold (only in direct access mode)	The operation mode of an output module is set.     If the processor fails, output status prior to stop is held.	4-7
	Registering BD area size (F55, F80H, F70S, F120S, F140S, and F150S only)	BD area	Registered to set the BD area of more than 256 words.	4-6

<sup>\*</sup> Refer to the MICREX-F User's Manual "Communication" (FEH161).

Classification	Registration item	Registration contents	Description	Registration method
T-link registration	I/O expansion area registration	Registering I/O expansion area (F70S, F120S, F140S and F150S only)	Registered to handle I/O data of more than 100 words in one T-link system.	4-6
	Configuration registration	Registering configuration	Registered to limit that capsule to be operated on the T-link. (For example, at test operation)	
		Setting output hold	The operation mode of the output capsule is set.	
			If the processor fails, the preceding output status is held.	4-9 *
		Registering T-link group (F55, F80H, F70, F70S, F120S, F140S,	F55 to F150S series: Registered in group 0 to execute I/O processing in synchronization with the fixed-cycle interrupt program.	
	·	and F150S only)	F120S to F150S series; Registered in group 1 to allocate the I/O expansion area.	
P-link/PE-link registration	Configuration registration (F70S, F120S, F140S, and F150S only)	Registering configuration	<ul> <li>Always registered to use the P-link/PE-link.</li> <li>All station numbers of the processor on the P-link/PE-link are registered.</li> </ul>	
		Setting the local station number	Set so that each processor station number is unique.	4-11 *
		Registering P-link/ PE-link memory size	The address and size are set for the transmission area of the local station.	
Message module registration	Use condition setting	Registering the data module number	The data module number (file number) to be transmitted and received by message communication is set.	
		Registering the use of the message module	The use of the message module for transmission and reception is specified.	4-14 *
		Selecting the link to be used	The link (T-link or P-link) to be used for message communication is selected.	
		Setting station number	The station number of the remote station is set.	<u>- , , , , , , , , , , , , , , , , , , ,</u>
ME-NET registration	Registering configuration (F120S, F140S, and F150S only)		Registered to use the ME-NET card (optional card).	**

<sup>\*</sup> Refer to the MICREX-F User's Manual "Communication" (FEH161).
\*\* Refer to the ME-NET Operation Manual.

### 4-1-2 Timings at which the processor recognizes system definition

Classification	Item		Series						
			F30	F50, F50H	F60	F55, F70, F80H	F120H	F70S, F120S to F150S	Remarks
System	Model code		Α	Α	Α	Α	А	Α	*1
registration	Fail-soft operation		Α	Α	Α	A	A	A	
	WDT		Α	Α	Α	Α	Α	Α	
	Duplex processor	Duplex set					A	Α	
		T-link					A	Α	
	Direct I/O registration	Direct access				В	В	Α	
		Hold				Α	Α	Α	
	BD area expansion					Α	Α	Α	
	Option registration						В	В	
T-link	Individual fail-soft		Α	Α	Α	Α	Α	Α	
registration	Configuration registrati	Α	Α	Α	В	В	Α		
	Output hold		А	А	Α	А	Α	Α	
	Group 0 registration					А	А	Α	
	Group 1 registration							В	
	Expansion module No.							Α	
	I/O area expansion							В	
P-link/PE-link	Configuration registrati	on					В	В	
registration	Local station number se	etting					В	В	
	Broadcast transmission	area registration					В	В	
	Expansion module No.							Α	
Message mod	ule registration		A	Α	Α	Α	Α	Α	

A: When storage by the loader is completed

B: When the power to the processor is turned off, and then turned on again (at reset)

<sup>\*1:</sup> If registration is incorrect, turn on the power again, stop the processor, and then start it again.

The processor will perform the correct registration.

#### 4-1-3 How to register system definition

When the normal system is used, system definition is not necessary. When the expansion system is used, system definition is necessary for the P-link, direct access, and protection against system failure. The steps for registering system definition with program loader LITE are explained below.

#### 1. Basic steps for system definition

	Key operation	Display	Description
1	F5 (AUXILIARY)	F1 PROGRAMMING F2 MONITOR F3 TRANSFER/VERIFY F4 DOCUMENT F5 AUXILIARY	LITE initial screen     D25 is the name of the software for MICREX-F.
2	F1 (SYSTEM DEFINITION)	**AUXILIARY** (1/3)  F1 DEFINING SYSTEM F6 CLEARING MEMORY F2 DIAGNOSTICS F7 DEFINING COMMENT F3 PROGRAMMING AUX F8 FLOPPY F4 I/O FORCE ON/OFF F9 SET BUZZER VOL F5 CHECK SCAN TIME F10 NEXT	
3	Select online or offline, then	SYSTEM DEFINITION SOURCE: ONLINE/OFFLINE	Online: Registered directly in the processor     Offline: Registered in memory in the loader
4	Select and register to the end.	SYSTEM DEFINITION  F1 SYSTEM REGISTRATION  F2 T-LINK REGISTRATION  F3 P-LINK REGISTRATION  F4 MESSAGE REGISTRATION  F5 ME-NET REGISTRATION	Select the function key from this screen to register the desired system definition.
(5)	Register the desired system.	(See the fo	ollowing pages.)
6	ENT	SYSTEM DEFINITION  SOURCE: (ONLINE/OFFLINE)	When the message "Completion" is displayed the system definition has been registered. For the timing of system definition recognition by the processor, see the preceding page.


#### 2. System registration

Read the system registration selection screen to select

F1 to F4.


- 1 Model code
- (2) Fail-soft operation
- ③ WDT

#### System registration selection screen




The watchdog timer time must be set at about 1.5 times as much as the system execution time. The timer time should be set only when it is especially required.

- 4 T-link station number
- 5 BD area size registration
- Duplex processor availability and duplex processor mode selection



### Direct I/O (processor I/O) operation mode registration



F80H, F70, F70S (No option slots) W24.0 to W24.159
F120H, F70S (with option slots),
F120S to F150S
F55 W24.0 to W24.255

Direct access mode must be registered to use the module ready for interrupt processing.

· Hold (mode) registration:

If the processor stops (fatal fault occurs and operation stops), the output status prior to stop is held.


In the system configuration example, the output status of station numbers 3, 4, and 7 is held.

Scan synchronization (mode), reset mode:
 In the normal system, the operation mode of the program is scan synchronization mode and reset mode for output.

#### **8** Option slot registration


Used to manage the status in which the optional card (T-link, P-link) is mounted.

#### System registration selection screen



#### 3. T-link registration

I/O expansion area registration
 To use the I/O expansion area, specify "YES" to set the module No.




Note: Set the module No. to be used so that it is not the same as the other module No. (PE-link and ME-NET) in the system definition. The module No. must not be same as file No. and table No. in the user program. (If they are same, a user program error will

occur and the processor will stop due to a fatal fault.)
I/O expansion area function is available in the F70S, F120S,
F140S, and F150S series only.

- 1 Individual fail-soft
- 2 T-link registration

- 3 Hold (output hold) setting
- 4 T-link group registration

The following system example is used for an explanation.



#### 4. P-link/PE-link registration


One F70S (NC1P-S2), F120S to F150S series processor can contain the P-link or PE-link with up to two channels (provided with an optional card). The P-link can be used with the PE-link but cannot be connected together.

Up to two P-link or PE-link cards (P+P, P+PE, PE+PE) can be mounted on one and the same processor module.


Register the following items for each channel and use the P-link or PE-link.

- 1) P-link/PE-link selection
- P-link configuration registration
- 3 Station number registration
- 4 Memory size registration

The following system example is used for explanation.




Select whether to use the P-link or PE-link.




Register the configuration, station number, and memory size.

#### Configuration registration, station number registration, and memory size registration

#### • P-link




#### · For PE-link



#### 5. Message module registration


Message module registration is used to communicate with a specific station on P-, PE- or T-link. An example

of transmission from station 0 to station 2 in the following system is explained.




- (1) Registering transmission station (station 0)
- 1 Data module number registration
- 2 Message module use registration

- 3 Link selection
- 4 Remote station number setting



- (2) Registering a reception station (station 2)
- 1) Data module number registration
- 2 Message module use registration

- 3 Link selection
- 4) Remote station number setting



#### **(5)** Configuration registration (P-link registration)

Register the P-link in each processor for message communication.

#### Registering P-link in station 0

			Ρ-	LINK	RE	GIS	TRA	TIO	N			( 2	?/3)		
P-L11	K1(0CH	)													
				CON	FIG	URA	OIT	N							
S-NO. REG (Y		1	2 3 *	4	5	6	7	8	9	Α	В	С	D	Ε	F
SELF	(	)													
SELF A	REA														
		TO	Р			SIZ	Ε								
H SP	BIT	00	0x32			00									
H SP	WORD	00	0x32			00									
L SP	WORD	00	0x32			00									
L SP	WORD	00	0×32			00									

Note: After P-link registration is stored in each processor, perform a power reset. When the processor is turned on, it recognizes the registration contents.

#### Registering P-link in station 2

		1	P - L I I	NK RI	EGIS	TRA	TIO	N			(2	(3)		
P-LIN	K1(OCH)													
			CI	ONFI	SURA	TIO	N							
S-NO. REG (Y/		1 2	3	4 5	6	7	8	9	A	В	С	D	Ε	F
SELF	2													
SELF AF	REA													
		TOP			SIZ	Ξ								
H SP	BIT	000x3	32		00									
H SP	WORD	000×3	32		00									
L SP	WORD	000x3	32		00									
L SP	WORD	000x3	32		00									


#### 6. Message module registration (for direct I/O)

The following system configuration is used to explain the example of communicating with the direct I/O mounted on the processor unit.


The method of registration depends on whether the scan synchronization or direct access mode is used.

PS CPU	32 points  Digital output of 64 points	General purpose interface module of 16 points (input)
--------	--	---

#### (1) Setting in scan mode



#### (2) Setting in direct access mode



#### 4-2 Expansion functions

#### 4-2-1 Direct access mode

I/O data for the MICREX-F is accessed by the following mode:

- · Scan synchronization
- · Direct access

Scan synchronization is used to batch-process I/O before and after scanning. Direct access is used to access I/O data directly every time one circuit of the ladder program is executed.


The access mode for each series processor is as follows.

Series	F30, F50, F50H, F60	F55, F80H, F120H, F70, F70S, F120S to 150S
Scan synchronization	Available	Available
Direct access	Not available	Available

#### 1. Scope of direct access

The I/O module (card) mounted on the base unit of the processor unit is called direct I/O. Direct access can be specified for this direct I/O. (Direct I/O without direct access specification can be used for conventional scan synchronization access.) Direct access cannot be

specified for the I/O module on the T-link expansion unit (on which the T-link interface module is mounted) and the T-link capsule. The direct access mode cannot be used with scan synchronization mode on the same base unit.



F120H, F70S (NC1P-S2), F120S to F150S	W24.0 to W24.127
F80H, F70, F70S (NC1P-S0)	W24.0 to W24.159
F55	W24.0 to W24.255

F55, F80H, F70	WB0 to WB99 can be used.
F120H, F70S, F120S to F150S	WB0 to WB399 can be used.


#### 2. Specifying direct access area

Selection between direct access and scan synchronization is specified by system definition registration. See page 4-7, for direct I/O operation mode registration.

#### 3. Address assignment for direct access area


In addition to the scan synchronization I/O area (WB area), 160 words (W24.0 to W24.159) (128 words for the processor with option slots) (16 bits) are provided as memory for direct access I/O modules. The address

assignment is fixed to the slot, and 16 words are assigned to each slot. The unused area becomes a free area (see below).




The examples of assigning direct I/O addresses are shown below.

#### Example 1: If the 16-point input module is mounted




Direct access	Scan synchronization (conventional)	
W24.0 (W24.1 to W24.15 are free)	WB0 or B0 to BF	

#### Example 2: If the 32-point input module is mounted




Direct access (conventional)	Scan synchronization	
W24.0, W24.1	WB0, WB1,	
(W24.2 to W24.15 are free)	or B0 to B1F	

#### Example 3: If the 64-point input module is mounted



Direct access (conventional)	Scan synchronization	
W24.0 to W24.3	WB0 to WB3,	
(W24.4 to W24.15 are free)	or B0 to B3F	

#### Example 4: If the 8-channel analog input module is mounted



Direct access (conventional)	Scan synchronization
W24.0 to W24.7	WB0 to WB7 or B0 to B7F
(W24.8 to W24.15 are free)	or B0 to B7F

#### Address assignment for 8-channel analog input module

W24.0	0CH
W24.1	1CH
W24.2	2CH
W.24.3	зсн
W24.4	4CH
W24.5	5CH
W24.6	6CH
W24.7	7CH

#### 4-2-2 Password

#### Outline

A personal identification number of four alphanumeric characters is used to protect the program. This personal identification number is called a password.

#### Description

- 1. Setting the password (operation by the loader LITE)
  - 1) Use the loader to write a program.
  - 2) Press the F5 (AUXILIARY), press F10 (NEXT) twice, then press the F1 (PASSWORD).
  - 3) The following screen appears on the loader display.

PASS	WORD
F1	PASSWORD SET
F2	PROTECTION CANCEL
F3	PROTECTION SET
F4	PASSWORD CANCEL

Press the F1 key.

- 4) Set a password in the range from 0000 to 3FFF.
- 5) After the password has been set, select whether a password is available or unavailable, and press the F3 (TRANSFER/VERIFICATION) to transfer data from the loader to processor.

Note: Reading a program having a password or deleting a password assigned to a program cannot be performed between the program loader and floppy disk or between the program loader and audio CMT.

However, a program with a password can be transferred from the loader.

The transfer destination equipment is a P capsule, floppy disk, audio CMT, or EPROM.

#### (2) Password error message

Error message	Action	
Password out of range	Correct the password setting.	
Unexecutable	Reset protection. (Enter the password assigned to the processor.)	
Password is incorrect.	Enter the password assigned to the processor.	
Data is not registered.	Set protection.	
Password not registered	Set a password	

Note: Refer to the Loader LITE User's Manual (No. LEH915) for details.

# 4-2-3 Sampling trace (for F80H, F120H, F70, F70S, F120S, F140S, F150S only)

#### Outline

The sampling trace function enables the user to store data before and after the point specified by the program loader (D20, D25 LITE, Loader software) in sampling trace memory of the program loader. Changes in data can be traced and a history of changes in data can be checked by monitoring the memory. Data to be sampled can be registered up to eight points

bit data and up to three points of word data in the loader. The sampling interval can be set for each scan or each time (10ms to 99990ms). The sampling point can be specified by key input or the annunciator relay in the program. Because changes in data before and after sampling point can be monitored, this function is useful for tracing the cause of an event.

#### Description

- 1. Setting sampling trace (operation by the loader LITE)
  - (1) Read the sampling trace screen.

Press the keys as follows:

F5 (AUXILIARY)  $\rightarrow$  F10 (NEXT)  $\rightarrow$  F5 (SAMPLING TRACE

- (2) Press the F1 key.
- (3) Set the trace type. (Set the sampling point (time) using \* mark and numeric values.)
  - 1 To sample data using scan synchronization, set the \_\_\* marks at the cursor position \_.
  - ② To sample data at any time interval, set the \* mark and the sampling time interval in the range from 10ms to 99,990ms using numeric values.
  - (3) Coil trace
- (4) Move the cursor to set the trace count in the range from 0 to 999.
- (5) Move the cursor to execute a sampling trace and to register the bit address and word address. Up to eight bit addresses (except SC) for a contact and coil can be registered. Up to three word addresses (including SC) can be registered.
- (6) After data has been set, press the END key (STORAGE), then press the ENT key.

Note: Sampling trace is not provided for the following processor types: F30, F50H, F60, and F55.

SAMPLING TRACE

F1 REGISTER
F2 EXECUTION
F3 CANCEL

TRACE TYPE

① SCAN

DISPLAY

F4

- 2 0000 x 10ms
- ③ COIL TRACE

#### 2. Sampling trace error message

Error message	Action
DATA NOT REGISTERED	Register the trace type, trace count, bit address, and word address in the trace designation.
INVALID INPUT	Move the cursor to the blinking area to register data. (The bit address and word address areas do not blink.)
TOO MANY REGISTERING	Move the cursor to change the number of registered data items for the bit address and word address. (The number of registered data items is 8 for a bit address and 3 for a word address.)
CANCEL IS REQUIRED	Cancel old data.
ERROR RANGE SPECIFIED	Move the cursor to the blinking area to set data registration correctly. (Bit address and word address)
DATA NOT FOUND	Set data correctly.
PROCESSOR CANNOT EXECUTE	Move the cursor to set data correctly. (Data set for trace count ranges from 0 to 999.)

Note: Refer to the loader LITE User's Manual (LEH915) for details.

#### 4-2-4 Status latch (for F80H, F120H, F70, F70S, F120S, F140S, F150S only)


#### **Outline**


Status latch function enables the user to store data at any latch point in status latch memory in the processor.

Stored data can be monitored. A latch is executed by the annunciator relay of the user program, input switch in area B, or loader key input.

#### Description

- 1. Setting status latch (operation by the loader LITE)
  - (1) Read the status latch screen. Press the keys as follows: F5 (AUXILIARY)  $\rightarrow$  F10 (NEXT)  $\rightarrow$  F6 (STATUS LATCH)
  - (2) Press the F1 key.





Notes: #1: The TR area from TR0 to TR50 is registered.

#2 : All CR areas are registered.

(3) After registration data has been entered, press the END key (STORAGE), then press the ENT key. When "COMPLETED" is displayed, this means the data has been registered.

#### 2. Status latch error message

Error message	Action	
NOT RESERVED	Register bit and word data items in display address reservation. (Up to 26 bits and words can be registered.)	
TOO MANY REGISTERING	Return to the status latch screen. (When the number of registered bits and words exceeds 26)	
ERROR RANGE SPECIFIED	Move the cursor to the blinking area to register the correct data.	
CANCEL IS REQUIRED	Cancel old data.	
DATA NOT REGISTERED	Register status latch.	
DATA NOT FOUND	Register data.	

Note: Refer to the Loader LITE User's Manual (No. LEH915) for details.

# **Appendix**

		Page
Append	lix 1 Scan Time	
1-1	Calculation Method	A-1
1-2	List of Instruction Processing Speeds	A-7
Append	lix 2 I/O Response	
2-1	For Direct I/O Modules	A-11
2-2	For FTK I/O Capsules	A-12
2-3	For T-link Expansion Unit	A-14
2-4	For Basic Unit Processor Unit and FTK Capsules	A-16

#### 1-1 Calculation Method

#### 1. F30, F50 and F50H Series

The approximate scan time can be calculated from the following expression:

Scan time T = 1+2+3+4+5+6+7+8 ms

					,	T
Processor		F50	F30	F50H	Remarks	
Instruction execution time ①			$\Sigma$ (execution time of each instruction) ms			See List of Instruction Processng Speeds on page A-7.
I/O data transfer time	Basic unit I/O time	2	0.22ms	0.11ms	0.17ms	
	Expansion unit I/O time	3	0.32ms/32 points	0.20ms/16 points	0.26 ms/32 points	
	T-link	4		0.3ms/16 points	Only when the T-link is set	
T-link adapter processing time 5			0.38ms			Only when the T-link adapter is connected
Program loader processing time ⑥			0 to 0.50ms (depending on key operation contents)			Only when the program loader is connected
Self-diagnosis time			1.11ms	0.8 <b>9</b> ms	0.92ms	
Time measurements 8			0.62ms	0.32ms	0.35ms	

#### 2. F60 Series

Scan time T = 
$$\frac{10 \; ( \textcircled{1} + \textcircled{2} + \textcircled{3} + \textcircled{4} + \textcircled{5} + \textcircled{6} )}{10 \; - \; ( \textcircled{7} + \textcircled{8} + \textcircled{9} )} \; \; \text{ms}$$

Item Instruction execution time		essor	F60	Remarks
		$\Sigma$ (execution time of each instruction) ms	See List of Instruction Processing Speeds on page A-7.	
I/O data transfer time	I/O unit on mini T-link and T-link	2	0.20ms per 1 unit of I/O unit capsule	Base unit I/O is also counted as 1 unit.
	FTL010A on T-link	3	For each FTL010A unit: 0.10 x (No. of 16-point FTU modules) + 0.12 x (No. of 32-point FTU modules) + 0.15 x (No. of 64-point FTU modules) + 0.10ms	No. of 16-point conversion FTU modules is as follows: 16 points: 1 module 32 points: 2 modules 64 points: 4 modules
Function capsule (FK) processing time		4	0.3ms	Time required regardless of function capsule connection
Program loader processing time §		5	0.5ms	Only when the program loader is connected
Self-diagnosis time ®		1ms		
time nd	Common processing	7	0.2ms	
RAS processing time at I/O transfer end	I/O capsule	8	0.05ms per I/O capsule	Once every 10ms
	FTL010A	9	For each FTL010A unit : 0.04 + 0.13 x (No. of FTU modules) ms	

#### 3. F55 Series

Scan time T = 
$$\frac{10 \; ( \textcircled{1} + \textcircled{2} + \textcircled{3} + \textcircled{4} + \textcircled{5} + \textcircled{6} + \textcircled{7} )}{10 - ( \textcircled{8} + \textcircled{9} + \textcircled{10} + \textcircled{1})} \; \text{ms}$$

Processor Item Instruction execution time ①		F55	Remarks	
		①	$\Sigma$ (execution time of each instruction) ms	See List of Instruction Processing Speeds on page A-7.
I/O data transfer time	I/O card on basic unit (processor)	2	Σ (execution time of each instruction) ms 16 points I: 0.14 ms 16 points O: 0.14 ms 32 points I: 0.22 ms 32 points O: 0.35 ms + base time 0.98 ms *	Only when I/O cards are mounted Base time is incremented by processing time of the concentrated display section.
	FTK capsule on T-link	3	0.02ms per FTK capsule	
	FTL010A, FTL010H and NC1ET on T-link	4	For each unit : 0.01 x (No. of I/O words) ms	1 word = 16 bits
Function capsule (FK) processing time (5)		(5)	0.7ms	Time required regardless of function capsule connection
Program loader processing time 6		6	0.3ms	Only when the program loader is connected
Self-diagnosis time 7		7	2.7ms	
Fixed-cycle interrupt processing time 8		8	0.5ms	Once every 10ms
RAS processing time at I/O transfer end	Common processing	9	0.13ms	Once every 10ms
	FTK capsule	0	For each FTK capsule: 0.16ms	
	FTL010A FTL010H NC1ET		For each unit : 0.16ms + 0.01 x (No. of I/O cards) ms	

<sup>\*</sup> Base time is 0.57ms when no I/O card is mounted on the basic unit.

#### 4. F70, F80H and F120H Series

Scan time T = 
$$\frac{10 (1)+2+3+4+5+6+7+8+9)}{10-(1)+(1)+(1)+(2)+3}$$
 ms

		Ţ	· · · · · · · · · · · · · · · · · · ·	
Item	Processor	F80H	F120H	Remarks
Instruction execution time ①		Σ (execution time of each instr	See List of Instruction Processing Speeds on page A-7.	
I/O data transfer time	I/O module on basic unit (processor)	Σ (access time per module) ms 16 points I: 0.14ms 16 points O: 0.14ms 32 points I: 0.22ms 32 points O: 0.35ms 64 points I: 0.38ms 64 points O: 0.44ms + base time 0.40ms	0.01 x (No. of input words) ms + 0.02 x (No. of output words) ms + base time 0.28ms	Only when I/O modules are mounted 1 word = 16 bits
	I/O module on FDL ③		For each FDL unit: 0.02 x (No. of input words) ms + 0.04 x (No. of output words) ms + Base time 0.43ms	Only when FDL is connected 1 word = 16 bits
	FTK capsule on T-link ④	0.02ms per FTK capsule	0.01ms per FTK capsule	
	FTL010A, FTL010H and NC1ET on T-link	For each unit: 0.01 x (No. of I/O words) ms	For each unit 0.01 x (No. of I/O words) ms	1 word = 16 bits
Function capsule (FK) processing time 6		0.7ms	1.1ms	Time required regardless of function capsule connection
Program loader processing time		0.3ms	0.3ms	Only when the program loade is connected
P-link data transfer time 8			5ms	Only when the P-link is used
Self-diagnosis time 9		2.7ms	2.47ms	
Fixed-cycle interrupt processing time		0.5ms	0.5ms	Once every 10ms
RAS processing time at I/O transfer end	Common processing ①	0.13ms	0.1ms	Once every 10ms
	FTK capsule (2)	0.16ms per FTK capsule	0.12ms per FTK capsule	
	FTL010A FTL010H (3 NC1ET	For each unit: 0.16ms + 0.01 x (No. of FTU modules) ms	For each unit: 0.12ms + 0.01 x (No. of FTU modules) ms	

#### 5. F70S, F120S, F140S and F150S Series

Scan time T = 
$$\frac{10 \cdot (\cancel{1} + \cancel{2} + \cancel{3} + \cancel{4} + \cancel{5} + \cancel{6} + \cancel{9} + \cancel{(\cancel{0}} + \cancel{1}))}{10 - (\cancel{7} + \cancel{8})} \text{ ms}$$

			· · · · · · · · · · · · · · · · · · ·	
Item Processor  Instruction execution time ①		Processor	F70S, F120S, F140S, F150S	Remarks  See List of Instruction Processing Speeds on page A-7.
		①	$\Sigma$ (execution time of each instruction) ms	
//O data transfer time	I/O module on basic (processor)	unit ②	See the next page.	Only when I/O modules are mounted. FDL cannot be connected to F70S series.
I/O da	FTK capsule on T-lin	k ③	See the next page.	
Function capsule (FK) processing time		4	0.128ms	Time required regardless of function capsule connection
Program loader processing time 5		<b>©</b>	0.170ms	Only when the program loader is connected
Self-diagnosis time 6		6	0.826ms	
Fixed-cycle interrupt processing time		7	0.151ms	Once every 10ms
RAS processing time at I/O transfer end 8		(8)	See the next page.	Once every 10ms
Option processing time	T-link	9	0.32ms per optional T-link card	
	P-link	10	See the next page.	Only when the antional and is yet
	PE-link *1	10	See the next page.	Only when the optional card is used.

<sup>\*1:</sup> PE-link is not available for F70S series.

#### · Details on each item

2 I/O data transfer time (I/O module on basic unit)  $\Sigma$  (access time per module) ms + base time 0.261ms 16 points | 1:20μs

16 points O: 40μ

I/O module on basic unit

32 points 1:32μ 32 points O: 50μ

64 points O: 90μ

(processor base board)

3 I/O data transfer time (capsule/module on T-link)

Capsule/module on standard T-link  $\{0.0080 \times nST + 0.0013 \times (WST - nST)\}$  ms

nST: Total number of FTK and FFK capsules on T-link, and I/O modules on expansion T-link (An input and output module is counted as two.)

WST: Total number of I/O words of capsule on T-link (If input and output are included in one word, they are counted as two words.)

· Capsule/module on option T-link  $\{0.0050 \times nOT + 0.0013 \times (WOT - nOT)\}$  ms

nOT: Total number of FTK and FFK capsules on option T-link, and I/O modules on expansion T-link (An input and output module is counted as two.)

WOT: Total number of I/O words of capsule on option T-link (If input and output are included in one word, they are counted as two words.)

® RAS processing time at transfer end If the total number of FTK and FFK capsules on the T-link, and I/O modules on expansion T-link to be connected is n:

• if n=0

0.051ms

• if n is not 0

 $0.104 + 0.035 \times n$  (ms)

10 Option processing time (P-link)

· For 1 optional card 0.5 + 0.085 x No. of transmission blocks + Transfer delay (ms) (Max. 5ms)

· For 2 optional cards 1.0 + 0.085 x No. of transmission blocks + Transfer delay (ms) (Max. 5ms)

① Option processing time (PE-link)

· For 1 optional card

0.5 + 0.004 x No. of transmission blocks (ms)

· For 2 optional cards

0.8 + 0.004 x No. of transmission blocks (ms)

# 1-2 List of Instruction Processing Speeds

Units: µs

									Units: µs
Classfication	Instruction	F30	F50	F50H	F60	F55/F70	F80H	F120H	F70S, F120, F140S, F150S
Sequence	NO contact	1.4	1	0.8	0.8	0.5	0.8	0.8	0.125
ециенос	NC contact	1.4	1	0.8	0.8	0.5	0.8	0.8	0.125
	Coil	1.6	1.25	1	1	0.625	1	1	0.25
	Return (origin) → N	1.4	1.25	1	0.8	0.5	0.8	0.8	0.25
	Return (destination) N ←	1.6	1	0.8	0.8	0.5	0.8	0.8	0.25
	Set	1.8	1.5	1.2	1.2	0.75	1.2	1.2	0.25
	Reset	1.8	1.5	1.2	1.2	0.75	1.2	1.2	0.25
	Rising edge differential	2	1.75	1.4	1.4	0.875	1.4	1.4	0.5
	Falling edge differential	2	1.75	1.4	1.4	0.875	1.4	1.4	0.5
	Inverse	1.4	1	0.8	8.0	0.5	0.8	0.8	0.125
	MCS		_	_	-	0.5	0.8	0.8	0.25
	MCR			_	_	0.5	0.8	0.8	0.125
	Shift register	One-word register: 210	One-word register: 262	One-word register: 210	One-word register:	One-word register:	One-word register: 250	One-word register: 108	One-word register: 12.125
		During clock stoppage: 158	During clock stoppage: 198	During clock stoppage: 158	During clock stoppage: 110	During clock stoppage: 119	During clock stoppage: 190	During clock stoppage: 120	During clock stoppage: 7.5
	Step control	Contact:	Contact: 1.25	Contact:	Contact:	Contact: 0.625	Contact:	Contact:	Contact: 0.125
		1.6 Coil: 1.6	Coil: 1.25	coil: 1	Coil: 1	Coil: 0.625	Coil: 1	Coil: 1	Coil: 0.5
Timer	ON-delay timer	11/5.4	11.5/4.5	9.2/3.6	0.01s timer: 6.4/3.4 0.1s timer: 65/56	0.01s timer: 4/2.125 0.1s timer: 78/675	0.01s timer: 6.4/3.4 0.1s timer: 125/108	0.01s timer: 6.4/3.4 0.1s timer: 125/108	0.01s timer 8.9/6.4 0.1s timer: 7.4/6
	OFF-delay timer	_	_	_	105/89	127/119	203/191	125/108	9.25/7.88
	Integrating timer	-	_	_	119/89	155/127	248/203	138/120	9.88/6.63
	Monostable timer	_		_	123/78	137/111	219/177	123/99	9.13/6.38
	Monostable timer (Retriggalble)	_	_	_	123/78	141/112.5	225/180	0.8 0.8 1.2 1.2 1.4 1.4 0.8 0.8 0.8 0.8 0.8 0.8 0.8 0.8 0.8 0.8	10/6.38
Counter	Up counter	12.8/6.4	13/5	10.4/4	7.8/3.8	4.9/2.4	7.8/3.8	7.8/3.8	10.25/4.88
	Down counter	_			139/85	154/136	247/217	143/120	9/4.88
	Up/down counter	256/104	320/130	256/104	185/92	176/141	282/226	178/122	14.63/9.5
	Ring counter				125/72	129/112.5	207/180	128/97	11.75/4.88
Arithmetic	Addition	820/62	1030/65	820/52	201/42	204/2.6	327.4.2	215/4.2	0.63/0
operation	Subtraction	920/62	1150/65	920/52	208/42	199/2.6	318/4.2	215/4.2	0.63/0
	Multiplication	7240/62	9050/65	7240/52	356/42	338/2.6	541/4.2	345/4.2	4.25/0
	Division	1600 to 13200/62	2000 to 16500/65	1600 to 13200/52	334/42	322/2.6	515/4.2	330/4.2	6.13/0
	Division remainder				427/42	307/26	491/4.2	348/4.2	6.25/0
	Division (rounding off to the nearest whole number)	_		_	347/42	331/2.6	529/4.2		7.13/0
	Sign invert			<u>                                     </u>	139/42	143/3.2	229/3.4	148/3.4	2/0
	Increment	400/62	500/65	400/52	149/42	153/1.6	245/2.6	156/2.6	16.63/0
	Decrement	400/62	500/65	400/52	152/42	153/1.6	245/2.6	156/2.6	116.63/0
	Root					1237/2	1980/3.4	1440.3.4	56.63/0
	Absolute value	_	_	_	_	153/2	245/3.4	158/3.4	0.5/0

Note: N: No. of words

Units: us
-----------

									Omis. µs
Classfication	Instruction	F30	F50	F50H	F60	F55/F70	F80H	F120H	F70S,F120, F140S, F150S
Comparison	>	320/62	400/65	320/62	146/42	177/2.6	283/4.2	178/4.2	Mode 1: 0.63/0 Mode 2: 0.88/0.5
	2	330/62	410/65	330/62	144/42	177/2.6	283/4.2	178/4.2	Mode 1: 0.63/0 Mode 2: 0.88/0.5
	=	330/62	410/65	330/62	143/42	175/2.6	280/4.2	178/4.2	Mode 1: 0.63/0 Mode 2: 0.88/0.5
	≤	330/62	410/65	330/62	144/42	177/2.6	283/4.2	178/4.2	Mode 1: 0.63/0 Mode 2: 0.88/0.5
	<	320/62	400/65	320/62	144/42	177/2.6	283/4.2	178/4.2	Mode 1: 0.63/0 Mode 2: 0.88/0.5
	<b>≠</b>	330/62	410/65	330/62	143/42	175/2.6	280/4.2	178/4.2	Mode 1: 0.63/0 Mode 2: 0.88/0.5
	File comparison	_	_			299+84N /3.6	478+135N /5.8	298+96N /5.8	Mode 1: 43.13+1.5N Mode 2: 43.75+1.5N
Logical	AND	460/62	570/65	460/52	148/42	158/2.6	253/4.2	178/4.2	0.63/0
operation	OR	460/62	570/65	460/52	148/42	158/2.6	254/4.2	178/4.2	0.63/0
	Exclusive OR	460/62	570/65	460/52	148/42	158/2.6	254/4.2	178/4.2	0.63/0
	Invert	350/62	440/65	350/52	115/42	125/2.4	200/3.8	148/4.2	0.5/0
	Shift right logical	540/62	670/65	670/65	257/42	171/2.6	273/4.2	262/4.2	2.13/0
	Shift left logical	540/62	670/65	540/52	257/42	171/2.6	274/4.2	262/4.2	2.13/0
	Set bit			-		231/2.6	370/4.2	226/4.2	14.63/0
	Reset bit					231/2.6	370.4.2	226/4.2	14.63/0
	Test bit	_		_	_	181/2.6	391/4.2	226/4.2	Mode 1: 20.63/0 Mode 2: 24.25/0.5
Conversion	Binary/BCD conversion	680 to 1760/62	850 to 2200/65	680 to 1760/52	193/42	158/2	252/3.4	208/3.4	0.75/0
	BCD/binary conversion	1840/62	2300/65	1840/52	181/42	155/2	248/3.4	178/3.4	0.63/0
	Character string	_	_			144+5.6N /2	230+9N /3.4	145+5.5N /3.4	11.69+0.19N /0
	ASCII/numeric conversion	_		_		211/2	325/3.4	7.8/3.8	21.63/0
	Numeric/ASCII conversion	_		_		174/2	279/3.4	143/120	19.5/0
	Conversion to seconds: day, hour, minute, second → second	_	_			301/40	482/64	178/122	7.63/0
	Conversion from seconds: second → day, hour, minute, second		_	_		339/40	543/64	128/97	13/0
	Decode	1760/62	2200/65	1760/52	158/42	179/2	286/3.4	215/4.2	2.75/0
	Encode	840/62	1050/65	840/52	189/42	176/2	281/3.4	215/4.2	43.63/0
	7-segment decode			_	139/42	143/2	229/3.4	345/4.2	5.13/0
	Count ON-bit	840/62	1050/65	840/52	218/42	262/2	324/3.4	330/4.2	19.75/0

Units: µs

Classfication	Instruction	F30	F50	F50H	F60	F55/F70	F80H	F120H	F70S,F120, F140S, F150S
Transfer	Data transfer	600/62	750/65	600/52	112/42	118/2	189/3.4	121/3.4	0.25/0
	Logical transfer	560/62	700/65	560/52	112/42	118/2	189/3.4	121/3.4	0.25/0
	Data block transfer	1.6 to 32ms/62	2 to 40ms/65	1.6 to 32ms/52	190+2.7N /42	274+3.4N /2.6	439+5.5N /4.2	285+1.3N /4.2	10.63+0.38N /0
	Logical block transfer				187+2.7N /42	270+3.4N /2.6	432+5.5N /4.2	281+1.3N /4.2	10.63+0.38N /0/0
	Digit transfer	1.5 to 2.1ms/62	2.1 to 2.6ms/65	1.5 to 2.1ms/52	Max. 251/42	Max. 197/3	Max. 315/5	Max. 293/5	0.63/0
	High-order digit transfer	_	_	_	115/42	133/2	213/3.4	145/3.4	0.25/0
	Low-order digit transfer	_			115/42	135/2	216/3.4	145/3.4	0.25/0
	Pattern clear	_		_		.247/5.6N /2.6	395+9N /4.2	260+6N /4.2	4.44+0.19N /0
	Search	_	_	_	_	276+36N /2.6	442+58N /4.2	278+42N /4.2	Mode 1: 3.75+1.75N /0 Mode 2: 38+1.75N /0.5
	Switch		_	_	_	176/3	272/5	172/5	3.625/0
	Message transmission	_	_	_	_	199+5.6N /50	318+8.9N /80	590+5.3N /64	374.63 +1.38N/15
	Message reception	-	_		_	744+4.4N /50	1190+7.1N /80	810+5.3N /64	90.63 +1.38N/15
Analog	Upper limit	_	_	_	142/42	164/2.6	263/4.2	174/4.2	3.13/0
	Lower limit	T -	_	_	142/42	166/2.6	263/4.2	174/4.2	3.5/0
	Upper and lower limit	<b>—</b>	_	_	_	-	+5.6N 318+8.9N 590+5.: 50 /80 /64 +4.4N 1190+7.1N 810+5.: 50 /80 /64 4/2.6 263/4.2 174/4. 5/2.6 263/4.2 174/4.	_	5.63/0
	Dead band	_		_	_	_	_	_	3.13/0
	Bias	_	_	_		_		_	2.75/0
	Filter	_	_	_	_	_	_		7.13/0
	Differential	_	_	_	_	_	_	_	7.38/0
	Integral	l –		_	_	_	_		4.88/0
	Sampling hold			_	_	_	_	_	1.88/0
	Multi-percent	_	_				_	_	11.63/0
	Divide-percent	_		_		_	_	_	9.25/0

Note: N: No. of words

Units: μs

						*		,	Units: µs
Classfication	Instruction	F30	F50	F50H	F60	F55/F70	F80H	F120H	F70S,F120, F140S, F150S
File	File definition	50	62	50	47	0.5	0.8 0.8 0.8 0.8 0.8 0.8 0.8 0.8 0.8 0.8	0	
	Data table definition	50	62	50	47	0.5	0.8	0.8	0
	Data	SI: 1.4 DI, BD: 2.8	SI: 1 DI, BD: 2	SI: 0.8 DI, BD: 1.6	0	0.5	0.8	0.8	0
	End of data	50	62	50	0	0.5	0.8	0.8	0
	File clear	640~4560 /62	800~5700 /65	640~4560 /52	94+2.1N /42	87.5+0.88N /1.1		l .	7.32+0.19N /0
	Selector	550/62	680/65	550/52	165/42	221/2	353/3.4	224/3.4	10.75/0
	Deselector	480/62	600/65	480/52	177/42	216/2	345/3.4	220/3.4	12.13/0
	File store	_	_	_	131+2.7N /42	350+3N /1.6	l .	l .	38.63 +0.38N/0
	FIFO load	_	_	_	121+42	355+3N /1.6		1	38.76 +0.38N/0
	FILO load	_	_		133+2.7N /42	387+3N /1.6		ŀ	43.38 +0.38n/0
	File read	_			_	420+3N /3		l .	62.63 +0.38N/0
	File write	_	_	_	_	427+3.3N /3		1	62+0.38N /0
	File information		-			154/1.6	246/2.6	153/2.6	0.63/0
Program	Program entry	_	_	_		2	3.4	0.8	0.125
control	Program end	42	52	42	43/42	79	126	50/118	3.38/0
	FM call	_	_	_	_			1	11.25/0
	FM start		_			_	0.8       0.8         0.8       0.8         0.8       0.8         140+1.4N       169+1.3N         /1.8       353/3.4       224/3.4         345/3.4       220/3.4         560+5N       436+2.8N         /2.6       568+5N       /2.6         620+5N       480+2.2N         /2.6       672+5N       /2.6         672+5N       504+2.6N       /5         5683+5.3N       507+2.6N       /5         246/2.6       153/2.6       3.4       0.8         126       50/118       -         —       158+5.3N       /118         —       95/1.8       1.6         126/1.8       74/1.8       0.8         0.8       0.8       226/3.4       110/3.4         113/1.8       64/1.8       0.8         241/2.6       173/2.6       141       88         241/2.6       173/2.6       141       88         —       180/2.6       180/2.6         —       180/2.6       1.6       1.6         0.8       0.8       0.8       0.8	4.13 (No. of work areas: 1) 9.88 (No. of work areas:32)	
	FM end	_			_	l –	_	95/1.8	43.38/0
	Skip	_	_		_	79/1.1	126/1.8	74/1.8	2.5/0
	Skip end	_	_	_		0.5	0.8	0.8	0.125/0
	Disabled interrupt	T -	_	_	_	141/2	226/3.4	110/3.4	4.88/0
	Enabled interrupt	_	_	_		141/2	226/3.4	110/3.4	23.63/0
	Jump	163/62	110/65	163/52	66/42	71/1.1	113/1.8	64/1.8	2.5/0
	Jump end	50	62	50	47	0.5	0.8	0.8	0.125
	Loop			_	_	151/1.6	241/2.6	173/2.6	18.25/5.13
	Continue	_	_	_	_	88	141	88	6.25
	Push	_	_		_		_	82/118	7.75/0
	Pop		_	_	_	_	_	82/118	9.13/0
	Load effective address	_	_	_	_	_	_	111/2.6	20.25/0
	Index register addition		_	_		_	_	180/2.6	15.75/0
	Index register subtraction	_		_		_	_	180/2.6	15.75/0
Others	Page	2.8	2	1.6	1.6	1	1.6	1.6	0
	Pass	1.4	1	0.8	0.8	0.5	0.8	0.8	0.125
	Blank	1.4	1	0.8	0.8	0.5	0.8	0.8	0.125

Note 1: N: No. of words


Note 2: For the F70S, F120S, F140S and F150S Series, the execution time of a conditional contact in the data instruction is 0.357 (μs). The data instruction between master control instructions, 0.25 (μs) is incremented regardless of the conditional contact existence.

#### 2-1 For Direct I/O Modules

The I/O module mounted on the base unit of the processor module is called direct I/O. When program processing is in the scan synchronization mode, processing speed is the highest with this direct I/O system.

Note: In the F60 series, this is also true of I/Os connected by a mini T-link.


#### Configuration example



#### Circuit example




#### Minimum I/O response time



Minimum I/O response time = Input filter delay + 1 scan time + Output response delay

#### Maximum I/O response time



Maximum I/O response time = Input filter dealy + (1 scan time) x 2 + Output response delay

#### Example of calculating I/O response time

Input module OFF  $\rightarrow$  ON response time = 3ms Output module OF F  $\rightarrow$  ON response time = 1ms


Scan time: 20ms

- Minimum I/O response time = 3ms +20ms x 1 + 1ms
  - = 24ms
- Maximum I/O response time = 3ms + 20ms x 2 + 1ms
   = 44ms

### 2-2 For FTK I/O Capsules

For the FTK I/O capsules installed on the T-link, the response time includes sampling delay on the T-link and processor buffer delay.

#### Configuration example




#### Circuit example




The input is an input capsule connected to the T-link and the output is an output capsule connected to the T-link

#### Minimum I/O response time



Minimum I/O response time = Input filter delay + 1 scan time + Output response delay

#### Maximum I/O response time



Maximum I/O response time

- = Input filter delay + Sampling delay + Transmission delay + (1 scan time) x 2
  - + Buffer delay + Transmission delay + Output response delay
- = Input filter delay + (1 scan time) x 2 + Output response delay + 40ms

Note: Sampling delay + transmission delay + buffer delay + transmission delay = 40ms

#### Example of calculating I/O response time

Input capsule FTK113A: OFF→ON response time = 3ms Output capsule FTK211A: OFF→ON response time = 1ms Scan time: 20ms


- Minimum I/O response time = 3ms + 20ms + 1ms = 24ms
- Maximum I/O response time = 3ms + 20ms x 2 + 1ms + 40ms = 84ms

### 2-3 For T-link Expansion Unit

For the modules on the T-link expansion unit, in addition to the conditions in Section 2-2 on page A-12,

the buffer delay for the T-link interface module must be considered.

#### Configuration example




#### Circuit example




Input and output are input and output modules mounted on the T-link expansion unit.

#### Minimum I/O response time



Minimum I/O response time = Input filter delay + Buffer delay + 1 scan time + Output response delay = Input filter delay + 1 scan time + Output response delay + 10ms

#### Maximum I/O response time



Maximum I/O response time

= Input filter delay + Sampling delay + T-link I/F buffer delay + Transmission delay + (1 scan time) x 2

(I/O module T-link I/F) (T-link I/F CPU)

+ Processor buffer delay + Transmission delay + Output transfer delay + Output response delay

(CPU T-link I/F) (T-link I/F I/O module)

= Input filter delay + (1 scan time) x 2 + Output response delay + 60ms

#### Example of calculating I/O response time

Input module NC1X1604:

OFF→ON response time = 3ms

Output module NC1Y16T01P2:

OFF→ON response time = 1ms


Scan time: 20ms (F70 series)

- Minimum I/O response time
  - = 3ms + 20ms + 1ms + 10ms = 34ms
- Maximum I/O response time
  - $= 3ms + 20ms \times 2 + 1ms + 60ms = 104ms$

# 2-4 For basic unit processor unit and FTK capsules

An example of inputting data from the FTK input capsule and outputting data from the output module on the basic unit (processor unit) is shown below.

#### Configuration example




#### Circuit example



Input is the input capsule connected to the T-link and output is the output module mounted on the basic unit (processor unit).

#### Minimum I/O response time



#### Maximum I/O response time

Maximum I/O response time = Input filter delay + Sampling delay + Transmission delay

(Delay caused by input capsule)

+ (1 scan time) x 2 + Output response delay

(Delay caused by output module)

= Input filter delay + (1 scan time) x 2 + Output response delay + 20ms

#### Example of calculating I/O response time

Input capsule FTK113A:

OFF→ON response time = 3ms

Output module NC1Y16T01P2:

OFF→ON response time = 1ms

Scan time: 20ms

- Minimum I/O response time
   = 3ms + 20ms + 1ms = 24ms
- Maximum I/O response time
   3ms + 20ms x 2 + 1ms + 20ms = 64ms

#### ■ I/O expansion address correspondence

Channel 0		Chan	nel 1	Char	nel 2	Channel 3		
T-link Expansion Station No. Address		T-link Station No.	Expansion Address	T-link Station No.	Expansion Address	T-link Station No.	Expansion Address	
00	WXX.0000-	0.0	WXX.0512-	00	WXX.1024-	00	WXX.1536-	
0 1	WXX.0016-	01	WXX.0528-	01	WXX.1040-	01	WXX.1552-	
02	WXX.0032-	02	WXX.0544-	02	WXX.1056-	02	WXX.1568-	
03	WXX.0048-	03	WXX.0560-	03	WXX.1072-	03	WXX.1584-	
0 4	WXX.0064-	0 4	WXX.0576-	0 4	WXX.1088-	0 4	WXX.1600-	
05	WXX.0080-	05	WXX.0592-	05	WXX.1104-	05	WXX.1616-	
06	WXX.0096-	06	WXX.0608-	06	WXX.1120-	06	WXX.1632-	
07	WXX.0112-	07	WXX.0624-	07	WXX.1136-	07	WXX.1648-	
08	WXX.0128-	08	WXX.0640-	08	WXX.1152-	08	WXX.1664-	
09	WXX.0144-	09	WXX.0656-	09	WXX.1168-	09	WXX.1680-	
10	WXX.0160-	10	WXX.0672-	10	WXX.1184-	10	WXX.1696-	
11	WXX.0176-	11	WXX.0688-	11	WXX.1200-	11	WXX.1712-	
12	WXX.0192-	12	WXX.0704-	12	WXX.1216-	12	WXX.1728	
13	WXX.0208-	13	WXX.0720-	13	WXX.1232-	13	WXX.1744	
1 4	WXX.0224-	1 4	WXX.0736-	14	WXX.1248-	14	WXX.1760	
15	WXX.0240-	15	WXX.0752-	15	WXX.1264-	15	WXX.1776	
16	WXX.0256-	16	WXX.0768-	16	WXX.1280-	16	WXX.1792	
17	WXX.0272-	17	WXX.0784-	17	WXX.1296-	17	WXX.1808	
18	WXX.0288-	18	WXX.0800-	18	WXX.1312-	18	WXX.1824	
19	WXX.0304-	19	WXX.0816-	19	WXX.1328-	19	WXX.1840	
20	WXX.0320-	20	WXX.0832-	20	WXX.1344-	20	WXX.1856	
2 1	WXX.0336-	21	WXX.0848-	2 1	WXX.1360-	21	WXX.1872	
2 2	WXX.0352-	22	WXX.0864-	22	WXX.1376-	22	WXX.1888	
23	WXX.0368-	23	WXX.0880-	23	WXX.1392-	23	WXX.1904	
2 4	WXX.0384-	2 4	WXX.0896-	2 4	WXX.1408-	2 4	WXX.1920	
25	WXX.0400-	25	WXX.0912-	25	WXX.1424-	25	WXX.1936	
26	WXX.0416-	26	WXX.0928-	26	WXX.1440-	26	WXX.1952	
27	WXX.0432-	27	WXX.0944-	27	WXX.1456-	27	WXX.1968	
28	WXX.0448-	28	WXX.0960-	28	WXX.1472-	28	WXX.1984	
29	WXX.0464-	29	WXX.0976-	29	WXX.1488-	29	WXX.2000	
30	WXX.0480-	30	WXX.0992-	30	WXX.1504-	30	WXX.2016	
31	WXX.0496-	31	WXX.1008-	31	WXX.1520-	3 1	WXX.2032	

## Fuji Electric Co., Ltd.

ED & C and Drive Systems Group

12-1, Yurakucho 1-chome, Chiyoda-ku, Tokyo, 100 Japan

Phone: 3-3211-1424
Fax: 3-3211-7983
Telex: J22331 FUJIELE A or FUJIELE B

Printed on recycled paper